

August 1991

Features


- 12A and 14A, 450V - 500V
- $r_{DS(on)}$ = 0.4 Ω and 0.5 Ω
- Single Pulse Avalanche Energy Rated*
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Description

The IRFP450, IRFP451, IRFP452, and IRFP453 are n-channel enhancement-mode silicon-gate power field-effect transistors. IRFP450R, IRFP451R, IRFP452R and IRFP453R types are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRFP types are supplied in the JEDEC TO-247 plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE




Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRFP450 IRFP450R	IRFP451 IRFP451R	IRFP452 IRFP452R	IRFP453 IRFP453R	UNITS	
Drain-Source Voltage (1)	V_{DS}	500	450	500	450	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	500	450	500	450	V
Continuous Drain Current						
$T_C = +25^\circ\text{C}$	I_D	14	14	12	12	A
$T_C = +100^\circ\text{C}$	I_D	8.8	8.8	7.9	7.9	A
Pulsed Drain Current (3)	I_{DM}	56	56	48	48	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^\circ\text{C}$	P_D	180	180	180	180	W
Linear Derating Factor		1.44	1.44	1.44	1.44	W/ $^\circ\text{C}$
Inductive Current, Clamped	I_{LM}	52	52	48	48	A
(See Figure 14, $L = 100\mu\text{H}$)						
Single Pulse Avalanche Energy Rating (4)	E_{AS}^*	860	860	860	860	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)						

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$.
 2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
 3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
 4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 7.9\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 14\text{A}$. See Figure 15.
- *R Suffix Types Only

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS		
			MIN	TYP	MAX			
Drain-Source Breakdown Voltage IRFP450/452, IRFP450R/452R IRFP451/453, IRFP451R/453R	BV _{DSS}	V _{GS} = 0V, I _D = 250 μ A	500	-	-	V		
			450	-	-	V		
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250 μ A	2.0	-	4.0	V		
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	500	nA		
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-500	nA		
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μ A		
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125 $^\circ$ C	-	-	1000	μ A		
On-State Drain Current (Note 2) IRFP450/451, IRFP450R/451R IRFP452/453, IRFP452R/453R	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = 10V	14	-	-	A		
			12	-	-	A		
Static Drain-Source On-State Resistance (Note 2) IRFP450/451, IRFP450R/451R IRFP452/453, IRFP452R/453R	r _{DS(ON)}	V _{GS} = 10V, I _D = 7.9A	-	0.3	0.4	Ω		
			-	0.4	0.5	Ω		
			-	-	-	-		
Forward Transconductance (Note 2)	g _{fs}	V _{DS} \geq 50V, I _D = 7.9A	9.3	13.8	-	S(T_J)		
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	2000	-	pF		
Output Capacitance	C _{OSS}	See Figure 10	-	400	-	pF		
Reverse Transfer Capacitance	C _{RSS}		-	100	-	pF		
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 250V, I _D = 14A, R _G = 6.1 Ω	-	16	27	ns		
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	45	66	ns		
Turn-Off Delay Time	t _{d(OFF)}		-	68	100	ns		
Fall Time	t _f		-	41	60	ns		
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 14A, V _{DS} = 0.8V Max Rating. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	82	130	nC		
			-	12	-	nC		
Gate-Source Charge	Q _{gs}		-	42	-	nC		
Gate-Drain ("Miller") Charge	Q _{gd}		-	-	-	nC		
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.			-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.			-	12.5	-	nH
Junction-to-Case	R θ JC		-	-	0.70	$^\circ\text{C/W}$		
Case-to-Sink	R θ CS	Mounting surface flat, smooth and greased	-	0.10	-	$^\circ\text{C/W}$		
Junction-to-Ambient	R θ JA	Free air operation	-	-	30	$^\circ\text{C/W}$		

4
N-CHANNEL POWER MOSFETS

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	14	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	56	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25 $^\circ$ C, I _S = 14A, V _{GS} = 0V	-	-	1.4	V
Reverse Recovery Time	t _{rr}	T _J = +150 $^\circ$ C, I _F = 13A, dI _F /dt = 100A/ μ s	-	1300	-	ns
Reverse Recovered Charge	Q _{RR}	T _J = +150 $^\circ$ C, I _F = 13A, dI _F /dt = 100A/ μ s	-	7.4	-	μ C
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

- NOTES: 1. T_J = +25 $^\circ$ C to +150 $^\circ$ C
 2. Pulse Test: Pulse width \leq 300 μ s, Duty Cycle \leq 2%
 3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
 4. V_{DD} = 50V, Start T_J = +25 $^\circ$ C, L = 7.9mH, R_{GS} = 25 Ω , I_{PEAK} = 14A (See Figure 15)

Performance Curves




FIGURE 1. TYPICAL OUTPUT CHARACTERISTICS




FIGURE 2. TYPICAL TRANSFER CHARACTERISTICS




FIGURE 3. TYPICAL SATURATION CHARACTERISTICS




FIGURE 4. MAXIMUM SAFE OPERATING AREA




FIGURE 5. MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Performance Curves (Continued)




FIGURE 6. TYPICAL DRAIN TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 7. TYPICAL SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 8. BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9. NORMALIZED ON-RESISTANCE vs TEMPERATURE




FIGURE 10. TYPICAL CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 11. TYPICAL GATE CHARGE vs GATE-TO-SOURCE VOLTAGE

4
N-CHANNEL
POWER MOSFETS

Performance Curves (Continued)




FIGURE 12. TYPICAL ON-RESISTANCE VS. DRAIN CURRENT




FIGURE 13. MAXIMUM DRAIN CURRENT VS. CASE TEMPERATURE




FIGURE 14a. CLAMPED INDUCTIVE TEST CIRCUIT




FIGURE 15a. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 14b. CLAMPED INDUCTIVE WAVEFORMS




FIGURE 15b. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. GATE CHARGE TEST CIRCUIT