# LDO Regulator - Very Low Dropout, CMOS, Bias Rail

# **NCP137**

The NCP137 is a 700 mA VLDO equipped with NMOS pass transistor and a separate bias supply voltage ( $V_{BIAS}$ ). The device provides very stable, accurate output voltage with low noise suitable for space constrained, noise sensitive applications. In order to optimize performance for battery operated portable applications, the NCP137 features low  $I_Q$  consumption. The WLCSP6 1.2 mm x 0.8 mm Chip Scale package is optimized for use in space constrained applications.

#### **Features**

- Input Voltage Range: V<sub>OUT</sub> to 5.5 V
  Bias Voltage Range: 2.5 V to 5.5 V
- Adjustable and Fixed Voltage Version Available
- Output Voltage Range: 0.4 V to 1.8 V (Fixed) and 0.5 V to 3.0 V (Adjustable)
- ±1% Accuracy over Temperature, 0.5% V<sub>OUT</sub> @ 25°C
- Ultra-Low Dropout: Typ. 40 mV at 700 mA
- Very Low Bias Input Current of Typ. 35 μA
- Very Low Bias Input Current in Disable Mode: Typ. 0.5 μA
- Logic Level Enable Input for ON/OFF Control
- Output Active Discharge Option Available
- Stable with a 4.7 μF Ceramic Capacitor
- Available in WLCSP6 1.2 mm x 0.8 mm, 0.4 mm pitch Package
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

# **Typical Applications**

- Battery-powered Equipment
- Smartphones, Tablets
- Cameras, DVRs, STB and Camcorders



# ON Semiconductor™

www.onsemi.com



MARKING DIAGRAM


WLCSP6, 1.2x0.8 CASE 567MV



XX = Specific Device Code

M = Month Code


#### **PIN CONNECTIONS**



Top View

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 7 of this data sheet.







Figure 1. Typical Application Schematics



\*Active output discharge function is present only in NCP137A option devices.

Figure 2. Simplified Schematic Block Diagram - Adjustable Version




Figure 3. Simplified Schematic Block Diagram – Fixed Version

#### PIN FUNCTION DESCRIPTION

Pin No. WLCSP6	Pin Name	Description
A1	VOUT	Regulated Output Voltage pin
A2	VIN	Input Voltage Supply pin
B1 (ADJ devices)	FB	Adjustable Regulator Feedback Input. Connect to output voltage resistor divider central node.
B1 (Fix Volt devices)	SNS	Output voltage Sensing Input. Connect to Output on the PCB to output the voltage corresponding to the part version.
B2	EN	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode.
C1	GND	Ground pin
C2	VBIAS	Bias voltage supply for internal control circuits. This pin is monitored by internal Under-Voltage Lockout Circuit.

# **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V <sub>IN</sub>	-0.3 to 6	V
Output Voltage	V <sub>OUT</sub>	$-0.3$ to $(V_{IN}+0.3) \le 6$	V
Chip Enable, Bias, FB and SNS Input	V <sub>EN</sub> , V <sub>BIAS</sub> , V <sub>FB</sub> , V <sub>SNS</sub>	-0.3 to 6	V
Output Short Circuit Duration	t <sub>SC</sub>	unlimited	s
Maximum Junction Temperature	TJ	150	°C
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESD <sub>HBM</sub>	2000	V
ESD Capability, Machine Model (Note 2)	ESD <sub>MM</sub>	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

- 2. This device series incorporates ESD protection (except OUT pin) and is tested by the following methods:

ESD Human Body Model tested per EIA/JESD22-A114

ESD Machine Model tested per EIA/JESD22-A115

Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

# THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, WLCSP6 1.2 mm x 0.8 mm Thermal Resistance, Junction-to-Air (Note 3)	$R_{\theta JA}$	69	°C/W

This junction-to-ambient thermal resistance under natural convection was derived by thermal simulations based on the JEDEC JESD51 series standards methodology. Only a single device mounted at the center of a high\_K (2s2p) 80 mm x 80 mm multilayer board with 1-ounce internal planes and 2-ounce copper on top and bottom. Top copper layer has a dedicated 1.6 sqmm copper area.

**ELECTRICAL CHARACTERISTICS**  $-40^{\circ}C \le T_J \le 85^{\circ}C$ ;  $V_{BIAS} = 2.7$  V or  $(V_{OUT} + 1.6$  V), whichever is greater,  $V_{IN} = V_{OUT(NOM)} + 0.3$  V,  $I_{OUT} = 1$  mA,  $V_{EN} = 1$  V,  $I_{CIN} = 4.7$  μF,  $I_{COUT} = 10$  μF,  $I_{CIN} = 4.7$  μF, unless otherwise noted. Typical values are at  $I_{CIN} = 4.7$  μF,  $I_{CIN} = 4.7$  μF, unless otherwise noted. (Notes 4, 5)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
Operating Input Voltage Range		V <sub>IN</sub>	V <sub>OUT</sub> + V <sub>DO</sub>		5.5	V
Operating Bias Voltage Range		V <sub>BIAS</sub>	(V <sub>OUT</sub> + 1.50) ≥ 2.5		5.5	V
Undervoltage Lock-out	V <sub>BIAS</sub> Rising Hysteresis	UVLO		1.6 0.2		V
Reference Voltage (Adj devices)	T <sub>J</sub> = +25°C	V <sub>REF</sub>		0.500		V
Output Voltage Accuracy		V <sub>OUT</sub>		±0.5		%
Output Voltage Accuracy	$\begin{array}{l} -40^{\circ}C \leq T_{J} \leq 85^{\circ}C, \ V_{OUT(NOM)} + 0.3 \ V \leq V_{IN} \leq \\ V_{OUT(NOM)} + 1.0 \ V, \ 2.7 \ V \ or \ (V_{OUT(NOM)} + \\ 1.6 \ V), \ whichever \ is \ greater < V_{BIAS} < 5.5 \ V, \\ 1 \ mA < I_{OUT} < 700 \ mA \end{array}$	V <sub>OUT</sub>	-1.0		+1.0	%
V <sub>IN</sub> Line Regulation	$V_{OUT(NOM)} + 0.3 \text{ V} \le V_{IN} \le 5.0 \text{ V}$	Line <sub>Reg</sub>		0.01		%/V
V <sub>BIAS</sub> Line Regulation	2.7 V or (V <sub>OUT(NOM)</sub> + 1.6 V), whichever is greater < V <sub>BIAS</sub> < 5.5 V	Line <sub>Reg</sub>		0.01		%/V
Load Regulation	I <sub>OUT</sub> = 1 mA to 700 mA	Load <sub>Reg</sub>		1.5		mV
V <sub>IN</sub> Dropout Voltage	I <sub>OUT</sub> = 700 mA (Notes 6, 7)	$V_{DO}$		40	60	mV
V <sub>BIAS</sub> Dropout Voltage	I <sub>OUT</sub> = 700 mA, V <sub>IN</sub> = V <sub>BIAS</sub> (Notes 6, 8, 9)	$V_{DO}$		1.1	1.5	V
Output Current Limit	V <sub>OUT</sub> = 90% V <sub>OUT(NOM)</sub>	I <sub>CL</sub>	800	1200	1500	mA
FB/SNS Pin Operating Current		I <sub>FB</sub> , I <sub>SNS</sub>		0.1	0.5	μΑ
Bias Pin Quiescent Current	$V_{BIAS} = 2.7 \text{ V}, I_{OUT} = 0 \text{ mA}$	I <sub>BIASQ</sub>		35	50	μΑ
Bias Pin Disable Current	V <sub>EN</sub> ≤ 0.4 V	I <sub>BIAS(DIS)</sub>		0.5	1	μΑ
Vinput Pin Disable Current	V <sub>EN</sub> ≤ 0.4 V	I <sub>VIN(DIS)</sub>		0.5	1	μΑ
EN Pin Threshold Voltage	EN Input Voltage "H"	V <sub>EN(H)</sub>	0.9			V
	EN Input Voltage "L"	V <sub>EN(L)</sub>			0.4	
EN Pull Down Current	V <sub>EN</sub> = 5.5 V	I <sub>EN</sub>		0.3	1	μΑ
Turn-On Time	From assertion of $V_{EN}$ to $V_{OUT}$ = 98% $V_{OUT(NOM)}$ . $V_{OUT(NOM)}$ = 1.0 V, $C_{OUT}$ = 4.7 $\mu F$	t <sub>ON</sub>		150		μs
Power Supply Rejection Ratio (Adj devices)	$\begin{array}{l} V_{IN} \text{ to } V_{OUT}, f=1 \text{ kHz}, I_{OUT}=10 \text{ mA}, \\ V_{IN} \geq V_{OUT}+0.5 \text{ V}, V_{OUT(NOM)}=1.0 \text{ V}, \\ C_{OUT}=4.7  \mu F \end{array}$	PSRR(V <sub>IN</sub> )		75		dB
	$\begin{split} &V_{BIAS}toV_{OUT},f=1kHz,I_{OUT}=10mA,\\ &V_{IN}\geq V_{OUT}+0.5V,V_{OUT(NOM)}=1.0V,\\ &V_{BIAS}=3.0V,C_{OUT}=4.7\mu F \end{split}$	PSRR(V <sub>BIAS</sub> )		85		dB
Output Noise Voltage (Adj devices)	$\begin{split} V_{IN} &= V_{OUT} + 0.5 \text{ V, f} = 10 \text{ Hz to } 100 \text{ kHz,} \\ V_{OUT(NOM)} &= 1.0 \text{ V, } C_{OUT} = 4.7  \mu\text{F} \end{split}$	V <sub>N</sub>		35 x V <sub>OUT</sub> /V <sub>REF</sub>		$\mu V_{RMS}$
Thermal Shutdown	Temperature increasing			160		°C
Threshold	Temperature decreasing			140		

Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.

 <sup>25°</sup>C. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as posts.
 Adjustable devices tested at V<sub>OUT</sub> = V<sub>REF</sub> unless otherwise noted; external resistor tolerance is not taken into account.
 Dropout voltage is characterized when V<sub>OUT</sub> falls 3% below V<sub>OUT(NOM)</sub>.
 For adjustable devices, V<sub>IN</sub> dropout voltage tested at V<sub>OUT(NOM)</sub> = 2 x V<sub>REF</sub>.
 For adjustable devices, V<sub>BIAS</sub> dropout voltage tested at V<sub>OUT(NOM)</sub> = 3 x V<sub>REF</sub> due to a minimum Bias operating voltage of 2.5 V.
 For fixed output voltages below 1.5 V, V<sub>BIAS</sub> dropout does not apply due to a minimum Bias operating voltage of 2.5 V.

**ELECTRICAL CHARACTERISTICS**  $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}$ ;  $\text{V}_{\text{BIAS}} = 2.7 \text{ V or } (\text{V}_{\text{OUT}} + 1.6 \text{ V})$ , whichever is greater,  $\text{V}_{\text{IN}} = \text{V}_{\text{OUT}(\text{NOM})} + \text{V}_{\text{OUT}} = \text{V}_{\text{OU$ 0.3 V,  $I_{OUT}$  = 1 mA,  $V_{EN}$  = 1 V,  $C_{IN}$  = 4.7  $\mu$ F,  $C_{OUT}$  = 10  $\mu$ F,  $C_{BIAS}$  = 1  $\mu$ F, unless otherwise noted. Typical values are at  $T_J$  = +25°C. Min/Max values are for -40°C  $\leq$   $T_J$   $\leq$  85°C unless otherwise noted. (Notes 4, 5)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
Output Discharge Pull-Down	$V_{EN} \le 0.4 \text{ V}, V_{OUT} = 0.5 \text{ V}, NCP137A \text{ options}$ only	R <sub>DISCH</sub>		150		Ω
Power Supply Rejection Ratio (Fixed Voltage devices)	$\begin{array}{l} V_{IN} \text{ to } V_{OUT}, f=1 \text{ kHz}, I_{OUT}=10 \text{ mA}, \\ V_{IN} \geq V_{OUT} + 0.5 \text{ V}, V_{OUT(NOM)}=1.05 \text{ V}, \\ C_{OUT}=10 \mu\text{F} \end{array}$	PSRR(V <sub>IN</sub> )		75		dB
	$ \begin{aligned} &V_{BIAS} \text{ to } V_{OUT} \text{, } f = 1 \text{ kHz, } I_{OUT} = 10 \text{ mA,} \\ &V_{IN} \geq V_{OUT} + 0.5 \text{ V, } V_{OUT(NOM)} = 1.05 \text{ V,} \\ &V_{BIAS} = 3.0 \text{ V, } C_{OUT} = 10  \mu\text{F} \end{aligned} $	PSRR(V <sub>BIAS</sub> )		85		dB
Output Noise Voltage (Fixed Voltage devices)	$V_{IN} = V_{OUT}$ +0.5 V, f = 10 Hz to 100 kHz, $V_{OUT(NOM)}$ = 1.05 V, $C_{OUT}$ = 10 $\mu F$	V <sub>N</sub>		40		μVRMS

- 4. Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.
- 5. Adjustable devices tested at V<sub>OUT</sub> = V<sub>REF</sub> unless otherwise noted; external resistor tolerance is not taken into account.

- Adjustable devices tested at V<sub>OUT</sub> = V<sub>REF</sub> unless otherwise noted, external resistor tolerance is not taken into account.
   Dropout voltage is characterized when V<sub>OUT</sub> falls 3% below V<sub>OUT(NOM)</sub>.
   For adjustable devices, V<sub>IN</sub> dropout voltage tested at V<sub>OUT(NOM)</sub> = 2 x V<sub>REF</sub>.
   For adjustable devices, V<sub>BIAS</sub> dropout voltage tested at V<sub>OUT(NOM)</sub> = 3 x V<sub>REF</sub> due to a minimum Bias operating voltage of 2.5 V.
   For fixed output voltages below 1.5 V, V<sub>BIAS</sub> dropout does not apply due to a minimum Bias operating voltage of 2.5 V.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

# **APPLICATIONS INFORMATION**




Figure 4. Typical Application: Low-Voltage DC/DC Post-Regulator with ON/OFF Functionality

The NCP137 dual-rail very low dropout voltage regulator is using NMOS pass transistor for output voltage regulation from  $V_{\rm IN}$  voltage. All the low current internal control circuitry is powered from the  $V_{\rm BIAS}$  voltage.

The use of an NMOS pass transistor offers several advantages in applications. Unlike PMOS topology devices, the output capacitor has reduced impact on loop stability. Vin to Vout operating voltage difference can be very low compared with standard PMOS regulators in very low Vin applications.

The NCP137 offers smooth monotonic start-up. The controlled voltage rising limits the inrush current.

The Enable (EN) input is equipped with internal hysteresis. NCP137 Voltage linear regulator Fixed and Adjustable version is available.

# **Output Voltage Adjust**

The required output voltage of Adjustable devices can be adjusted from 0.5 V to 3.0 V using two external resistors.

Typical application schematics is shown in Figure 5.




Figure 5. Typical Application Schematics

It is recommended to keep the total serial resistance of resistors (R1 + R2) no greater than 100 k $\Omega$ .

# **Dropout Voltage**

Because of two power supply inputs  $V_{IN}$  and  $V_{BIAS}$  and one  $V_{OUT}$  regulator output, there are two Dropout voltages specified.

The first, the  $V_{IN}$  Dropout voltage is the voltage difference ( $V_{IN}-V_{OUT}$ ) when  $V_{OUT}$  starts to decrease by percent specified in the Electrical Characteristics table.  $V_{BIAS}$  is high enough; specific value is published in the Electrical Characteristics table.

The second,  $V_{BIAS}$  dropout voltage is the voltage difference ( $V_{BIAS} - V_{OUT}$ ) when  $V_{IN}$  and  $V_{BIAS}$  pins are joined together and  $V_{OUT}$  starts to decrease.

# **Input and Output Capacitors**

The Adjustable device is designed to be stable for ceramic output capacitors with Effective capacitance in the range from 4.7  $\mu F$  to 22  $\mu F$ . The device is also stable with multiple capacitors in parallel, having the total effective capacitance in the specified range. For ADJ applications with nominal output voltage less than 0.6 V and for all the fixed voltage devices applications the output capacitor effective capacitance 10  $\mu F$  to 22  $\mu F$  is recommended.

In applications where no low input supplies impedance available (PCB inductance in  $V_{IN}$  and/or  $V_{BIAS}$  inputs as example), the recommended  $C_{IN}=1\,\mu F$  and  $C_{BIAS}=0.1\,\mu F$  or greater. Ceramic capacitors are recommended. For the best performance all the capacitors should be connected to the NCP137 respective pins directly in the device PCB copper layer, not through vias having not negligible impedance.

When using small ceramic capacitor, their capacitance is not constant but varies with applied DC biasing voltage, temperature and tolerance. The effective capacitance can be much lower than their nominal capacitance value, most importantly in negative temperatures and higher LDO output voltages. That is why the recommended Output capacitor capacitance value is specified as Effective value in the specific application conditions.

# **Enable Operation**

The enable pin will turn the regulator on or off. The threshold limits are covered in the electrical characteristics table in this data sheet. If the enable function is not to be used then the pin should be connected to  $V_{\rm IN}$  or  $V_{\rm BIAS}$ .

#### **Current Limitation**

The internal Current Limitation circuitry allows the device to supply the full nominal current and surges but protects the device against Current Overload or Short.

# **Thermal Protection**

Internal thermal shutdown (TSD) circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When TSD activated , the regulator output turns off. When cooling down under the low temperature threshold, device output is activated again. This TSD feature is provided to prevent failures from accidental overheating.

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heatsinking. For reliable operation, junction temperature should be limited to +105°C maximum.

#### **ORDERING INFORMATION**

Device	Nominal Output Voltage	Marking	Option	Package	Shipping <sup>†</sup>
NCP137AFCTADJT2G	ADJ	A7	Output Active Discharge		
NCP137AFCTCADJT2G	ADJ	A7	Output Active Discharge, Back Side Coating		5000 / Tana & Bank
NCP137BFCTADJT2G	ADJ	D7	Non-Active Discharge	1	
NCP137AFCT045T2G	0.45 V	AT	Output Active Discharge	WLCSP6	
NCP137AFCT105T2G	1.05 V	AA	Output Active Discharge	(Pb-Free)	5000 / Tape & Reel
NCP137AFCT110T2G	1.10 V	АН	Output Active Discharge	1	
NCP137AFCTC110T2G	1.10 V	АН	Output Active Discharge, Back Side Coating		
NCP137AFCT120T2G	1.20 V	AD	Output Active Discharge	1	

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

To order other package and voltage variants, please contact your ON Semiconductor sales representative





WLCSP6, 1.20x0.80 CASE 567MV ISSUE B

**DATE 05 JUN 2018** 



PIN A1 REFERENCE D 0.05 C С 0.05 **TOP VIEW** 





**BOTTOM VIEW** 

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M. 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS.
  3. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

	MILLIMETERS			
DIM	MIN	MAX		
Α		0.33		
A1	0.04 0.08			
A2	0.23 REF			
b	0.24 0.30			
D	1.20 BSC			
E	0.80 BSC			
е	0.40 BSC			

# **GENERIC** MARKING DIAGRAM\*




XX = Specific Device Code

М = Month Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

#### **RECOMMENDED SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON06670G	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	WLCSP6, 1.20x0.80		PAGE 1 OF 1		

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales