The PF0100 SMARTMOS Power Management Integrated Circuit (PMIC) provides a highly programmable/ configurable architecture, with fully integrated power devices and minimal external components. With up to six buck converters, six linear regulators, RTC supply, and coin-cell charger, the PF0100 can provide power for a complete system, including applications processors, memory, and system peripherals, in a wide range of applications. With on-chip One Time Programmable (OTP) memory, the PF0100 is available in preprogrammed standard versions, or non-programmed to support custom programming. The PF0100 is defined to power an entire embedded MCU platform solution such as i.MX 6 based eReader, IPTV, medical monitoring, and home/factory automation.

#### **Features:**

- Four to six buck converters, depending on configuration
	- Single/Dual phase/ parallel options
	- DDR termination tracking mode option
- Boost regulator to 5.0 V output
- Six general purpose linear regulators
- Programmable output voltage, sequence, and timing
- OTP (One Time Programmable) memory for device configuration
- Coin cell charger and RTC supply
- DDR termination reference voltage
- Power control logic with processor interface and event detection
- $I<sup>2</sup>C$  control
- Individually programmable ON, OFF, and Standby modes

# **PF0100**

#### **POWER MANAGEMENT**



**EP SUFFIX (E-TYPE) 98ASA00405D 56 QFN 8X8** 

**ES SUFFIX (WF-TYPE) 98ASA00589D 56 QFN 8X8** 

#### **Applications:**

- **Tablets**
- **IPTV**
- eReaders
- Set Top Boxes
- Industrial control
- **Medical monitoring**
- Home automation/ alarm/ energy management



**Figure 1. Simplified Application Diagram**

\* This document contains certain information on a new product. Specifications and information herein are subject to change without notice. © Freescale Semiconductor, Inc., 2012-2015. All rights reserved.



# **Table of Contents**





# <span id="page-3-0"></span>**1 Orderable Parts**

The PF0100 is available with both pre-programmed and non-programmed OTP memory configurations. The non-programmed device uses "NP" as the programming code. The pre-programmed devices are identified using the program codes from [Table 1,](#page-3-4) which also list the associated Freescale reference designs where applicable. Details of the OTP programming for each device can be found in **Table 10**.

<span id="page-3-4"></span>



<span id="page-3-1"></span>Notes

1. For Tape and Reel, add an R2 suffix to the part number.

<span id="page-3-2"></span>2. For programming details see [Table 10.](#page-19-3) The available OTP options are not restricted to the listed reference designs. They can be used in any application where the listed voltage and sequence details are acceptable.

<span id="page-3-3"></span>3. For designs using the i.MX 6SoloLite, it is recommended to use the F3 OTP option instead of the F1 OTP option and F4 OTP option instead of the F2 OTP option.

# **1.1 PF0100 Version Differences**

PF0100A is an improved version of the PF0100 Power Management IC. [Table 2](#page-4-0) summarizes the difference between the two versions and should be referred to when migrating from the PF0100 to the PF0100A. Note that programming options are the same for both versions of the device.

<span id="page-4-0"></span>



In addition to the version differences, [Table 3](#page-4-1) shows the differences on the test temperature rating for each version of PF0100 covered on this datasheet.

#### <span id="page-4-1"></span>**Table 3. Ambient Temperature Range**



<span id="page-5-0"></span>



**Figure 2. Simplified Internal Block Diagram**

#### **PF0100**

# <span id="page-6-0"></span>**3 Pin Connections**

# <span id="page-6-1"></span>**3.1 Pinout Diagram**



**Figure 3. Pinout Diagram**

# <span id="page-7-0"></span>**3.2 Pin Definitions**

### **Table 4. PF0100 Pin Definitions**



### **Table 4. PF0100 Pin Definitions (continued)**





#### **Table 4. PF0100 Pin Definitions (continued)**

<span id="page-9-1"></span>Notes

4. 10 V Maximum voltage rating during OTP fuse programming. 7.5 V Maximum DC voltage rated otherwise.

<span id="page-9-0"></span>5. Unused switching regulators should be connected as follow: Pins SWxLX and SWxFB should be unconnected and Pin SWxIN should be connected to VIN with a 0.1  $\mu$ F bypass capacitor.

# <span id="page-10-0"></span>**4 General Product Characteristics**

# <span id="page-10-1"></span>**4.1 Absolute Maximum Ratings**

#### **Table 5. Absolute Maximum Ratings**

All voltages are with respect to ground, unless otherwise noted. Exceeding these ratings may cause malfunction or permanent damage to the device. The detailed maximum voltage rating per pin can be found in the pin list section.



<span id="page-10-2"></span>Notes

6. ESD testing is performed in accordance with the Human Body Model (HBM) (CZAP = 100 pF, RZAP = 1500  $\Omega$ ), and the Charge Device Model (CDM), Robotic (CZAP = 4.0 pF).

# <span id="page-11-0"></span>**4.2 Thermal Characteristics**

#### <span id="page-11-10"></span>**Table 6. Thermal Ratings**





<span id="page-11-9"></span>Notes

- 7. Do not operate beyond 125 °C for extended periods of time. Operation above 150 °C may cause permanent damage to the IC. See [Table 7](#page-12-3) for thermal protection features.
- <span id="page-11-1"></span>8. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause a malfunction or permanent damage to the device.
- <span id="page-11-2"></span>[9. Freescaleís Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow](http://www.freescale.com)  Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts (i.e. MC33xxxD enter 33xxx), and review parametrics.
- <span id="page-11-3"></span>10. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- <span id="page-11-4"></span>11. The Board uses the JEDEC specifications for thermal testing (and simulation) JESD51-7 and JESD51-5.
- <span id="page-11-5"></span>12. Per JEDEC JESD51-6 with the board horizontal.
- <span id="page-11-6"></span>13. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- <span id="page-11-7"></span>14. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- <span id="page-11-8"></span>15. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

## <span id="page-12-0"></span>**4.2.1 Power Dissipation**

During operation, the temperature of the die should not exceed the operating junction temperature noted in [Table 6](#page-11-10). To optimize the thermal management and to avoid overheating, the PF0100 provides thermal protection. An internal comparator monitors the die temperature. Interrupts THERM110I, THERM120I, THERM125I, and THERM130I will be generated when the respective thresholds specified in [Table 7](#page-12-3) are crossed in either direction. The temperature range can be determined by reading the THERMxxxS bits in register INTSENSE0.

In the event of excessive power dissipation, thermal protection circuitry will shut down the PF0100. This thermal protection will act above the thermal protection threshold listed in [Table 7](#page-12-3). To avoid any unwanted power downs resulting from internal noise, the protection is debounced for 8.0 ms. This protection should be considered as a fail-safe mechanism and therefore the system should be configured such that this protection is not tripped under normal conditions.

#### <span id="page-12-3"></span>**Table 7. Thermal Protection Thresholds**



# <span id="page-12-1"></span>**4.3 Electrical Characteristics**

## <span id="page-12-2"></span>**4.3.1 General Specifications**

### **Table 8. General PMIC Static Characteristics.**

 $T_{MIN}$  to  $T_{MAX}$  (See  $Iable 3$ ), VIN = 2.8 to 4.5 V, VDDIO = 1.7 to 3.6 V, typical external component values and full load current</u> range, unless otherwise noted.



#### **Table 8. General PMIC Static Characteristics.**

T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3),</u> VIN = 2.8 to 4.5 V, VDDIO = 1.7 to 3.6 V, typical external component values and full load current range, unless otherwise noted.



# <span id="page-14-0"></span>**4.3.2 Current Consumption**

### **Table 9. Current Consumption Summary**

 $T_{MIN}$  to  $T_{MAX}$  (See  $Iable 3$ ), VIN = 3.6 V, VDDIO = 1.7 to 3.6 V, LICELL = 1.8 to 3.3 V, VSNVS = 3.0 V, typical external</u> component values, unless otherwise noted. Typical values are characterized at VIN = 3.6 V, VDDIO = 3.3 V, LICELL = 3.0 V, VSNVS = 3.0 V and 25 °C, unless otherwise noted.



#### **Table 9. Current Consumption Summary (continued)**

 $T_{\text{MIN}}$  to  $T_{\text{MAX}}$  (See  $\overline{\text{Table 3}}$ ), VIN = 3.6 V, VDDIO = 1.7 to 3.6 V, LICELL = 1.8 to 3.3 V, VSNVS = 3.0 V, typical external component values, unless otherwise noted. Typical values are characterized at VIN = 3.6 V, VDDIO = 3.3 V, LICELL = 3.0 V, VSNVS = 3.0 V and 25 °C, unless otherwise noted.



Notes

<span id="page-15-0"></span>16. Refer to **[Figure 4](#page-15-7)** for Coin Cell mode characteristics over temperature.

<span id="page-15-3"></span>17. When VIN is below the UVDET threshold, in the range of 1.8 V  $\leq$  VIN < 2.65 V, the quiescent current increases by 50 µA, typically.

<span id="page-15-1"></span>18. For PFM operation, headroom should be 300 mV or greater.

<span id="page-15-6"></span>19. From 0 °C to 85 °C

<span id="page-15-4"></span>20. From -40 °C to 105 °C, Applicable only to Extended Industrial parts.

<span id="page-15-5"></span>21. From -40 °C to 85 °C, Applicable to Consumer, Industrial and Extended Industrial part numbers.

<span id="page-15-2"></span>22. Additional current may be drawn in the coin cell mode when RESETBMCU is pulled up to VSNVS due an internal path from RESETBMCU to VIN. The additional current is <30 $\mu$ A with a pull up resistor of 100k $\Omega$ . The i.MX 6x processors have an internal pull up from the POR\_B pin to the VDD\_SNVS\_IN pin. For i.MX 6x applications, if additional current in the coin cell mode is not desired, use an external switch to disconnect the RESETBMCU path when VIN is removed. For non-i.MX 6 applications, pull up RESETBMCU to a rail that is off in the coin cell mode.



#### Coin Cell Mode

<span id="page-15-7"></span>**Figure 4. Coin cell Mode Current Vs Temperature**

# <span id="page-16-1"></span>**5 General Description**

The PF0100 is the Power Management Integrated Circuit (PMIC) designed primarily for use with Freescale's i.MX 6 series of application processors.

# <span id="page-16-0"></span>**5.1 Features**

This section summarizes the PF0100 features.

- Input voltage range to PMIC: 2.8 4.5 V
- Buck regulators
	- Four to six channel configurable
		- $\cdot$  SW1A/B/C, 4.5 A (single); 0.3 to 1.875 V
		- SW1A/B, 2.5 A (single/dual); SW1C 2.0 A (independent); 0.3 to 1.875 V
		- $\cdot$  SW2, 2.0 A; 0.4 to 3.3 V
		- $\cdot$  SW3A/B, 2.5 A (single/dual); 0.4 to 3.3 V
		- SW3A, 1.25 A (independent); SW3B, 1.25 A (independent); 0.4 to 3.3 V
		- $\cdot$  SW4, 1.0 A; 0.4 to 3.3 V
		- SW4, VTT mode provide DDR termination at 50% of SW3A
	- Dynamic voltage scaling
	- Modes: PWM, PFM, APS
	- Programmable output voltage
	- Programmable current limit
	- Programmable soft start
	- Programmable PWM switching frequency
	- Programmable OCP with fault interrupt
- Boost regulator
	- $\cdot$  SWBST, 5.0 to 5.15 V, 0.6 A, OTG support
	- Modes: PFM and Auto
	- OCP fault interrupt
- ï LDOs
	- Six user programable LDO
		- VGEN1, 0.80 to 1.55 V, 100 mA
		- VGEN2, 0.80 to 1.55 V, 250 mA
		- VGEN3, 1.8 to 3.3 V, 100 mA
		- VGEN4, 1.8 to 3.3 V, 350 mA
		- VGEN5, 1.8 to 3.3 V, 100 mA
		- VGEN6, 1.8 to 3.3 V, 200 mA
	- Soft start
	- LDO/Switch supply
		- $\cdot$  VSNVS (1.0/1.1/1.2/1.3/1.5/1.8/3.0 V), 400 µA
- DDR memory reference voltage
	- $\cdot$  VREFDDR, 0.6 to 0.9 V, 10 mA
- 16 MHz internal master clock
- OTP(One time programmable) memory for device configuration
	- User programmable start-up sequence and timing
- Battery backed memory including coin cell charger
- $\cdot$  I<sup>2</sup>C interface
- User programmable Standby, Sleep, and Off modes

# <span id="page-17-0"></span>**5.2 Functional Block Diagram**



**Figure 5. Functional Block Diagram**

# <span id="page-17-2"></span>**5.3 Functional Description**

### <span id="page-17-1"></span>**5.3.1 Power Generation**

The PF0100 PMIC features four buck regulators (up to six independent outputs), one boost regulator, six general purpose LDOs, one switch/LDO combination and a DDR voltage reference to supply voltages for the application processor and peripheral devices.

The number of independent buck regulator outputs can be configured from four to six, thereby providing flexibility to operate with higher current capability, or to operate as independent outputs for applications requiring more voltage rails with lower current demands. Further, SW1 and SW3 regulators can be configured as single/dual phase and/or independent converters. One of the buck regulators, SW4, can also operate as a tracking regulator when used for memory termination. The buck regulators provide the supply to processor cores and to other low voltage circuits such as IO and memory. Dynamic voltage scaling is provided to allow controlled supply rail adjustments for the processor cores and/or other circuitry.

Depending on the system power path configuration, the six general purpose LDO regulators can be directly supplied from the main input supply or from the switching regulators to power peripherals, such as audio, camera, Bluetooth, Wireless LAN, etc. A specific VREFDDR voltage reference is included to provide accurate reference voltage for DDR memories operating with or without VTT termination. The VSNVS block behaves as an LDO, or as a bypass switch to supply the SNVS/SRTC circuitry on the i.MX processors; VSNVS may be powered from VIN, or from a coin cell.

# <span id="page-17-3"></span>**5.3.2 Control Logic**

The PF0100 PMIC is fully programmable via the I<sup>2</sup>C interface. Additional communication is provided by direct logic interfacing including interrupt and reset. Start-up sequence of the device is selected upon the initial OTP configuration explained in the [Start](#page-19-2)[up](#page-19-2) section, or by configuring the "Try Before Buy" feature to test different power up sequences before choosing the final OTP configuration.

The PF0100 PMIC has the interfaces for the power buttons and dedicated signaling interfacing with the processor. It also ensures supply of critical internal logic and other circuits from the coin cell in case of brief interruptions from the main battery. A charger for the coin cell is included as well.

### **5.3.2.1 Interface Signals**

### **PWRON**

PWRON is an input signal to the IC that generates a turn-on event. It can be configured to detect a level, or an edge using the PWRON CFG bit. Refer to section [Turn On Events](#page-32-1) for more details.

### **STANDBY**

STANDBY is an input signal to the IC. When it is asserted the part enters standby mode and when de-asserted, the part exits standby mode. STANDBY can be configured as active high or active low using the STANDBYINV bit. Refer to the section [Standby Mode](#page-30-0) for more details.

Note: When operating the PMIC at VIN  $\leq$  2.85 V and VSNVS is programmed for a 3.0 V output, a coin cell must be present to provide VSNVS, or the PMIC will not reliably enter and exit the STANDBY mode.

### **RESETBMCU**

RESETBMCU is an open-drain, active low output configurable for two modes of operation. In its default mode, it is de-asserted 2.0 to 4.0 ms after the last regulator in the start-up sequence is enabled; refer to [Figure 6](#page-21-0) as an example. In this mode, the signal can be used to bring the processor out of reset, or as an indicator that all supplies have been enabled; it is only asserted for a turn-off event.

When configured for its fault mode, RESETBMCU is de-asserted after the start-up sequence is completed only if no faults occurred during start-up. At anytime, if a fault occurs and persists for 1.8 ms typically, RESETBMCU is asserted, LOW. The PF0100 is turned off if the fault persists for more than 100 ms typically. The PWRON signal restarts the part, though if the fault persists, the sequence described above will be repeated. To enter the fault mode, set bit OTP\_PG\_EN of register OTP PWRGD EN to "1". This register, 0xE8, is located on [Extended Page 1](#page-125-0) of the register map. To test the fault mode, the bit may be set during TBB prototyping, or the mode may be permanently chosen by programming OTP fuses.

### **SDWNB**

SDWNB is an open-drain, active low output that notifies the processor of an imminent PMIC shut down. It is asserted low for one 32 kHz clock cycle before powering down and is then de-asserted in the OFF state.

### **INTB**

INTB is an open-drain, active low output. It is asserted when any fault occurs, provided that the fault interrupt is unmasked. INTB is de-asserted after the fault interrupt is cleared by software, which requires writing a "1" to the fault interrupt bit.

# <span id="page-19-1"></span>**6 Functional Block Requirements and Behaviors**

# <span id="page-19-2"></span>**6.1 Start-up**

The PF0100 can be configured to start-up from either the internal OTP configuration, or with a hard-coded configuration built in to the device. The internal hard-coded configuration is enabled by connecting the VDDOTP pin to VCOREDIG through a 100 kohm resistor. The OTP configuration is enabled by connecting VDDOTP to GND.

For NP devices, selecting the OTP configuration causes the PF0100 to not start-up. However, the PF0100 can be controlled through the  $1<sup>2</sup>C$  port for prototyping and programming. Once programmed, the NP device will startup with the customer programmed configuration.

# <span id="page-19-0"></span>**6.1.1 Device Start-up Configuration**

[Table 10](#page-19-3) shows the Default Configuration which can be accessed on all devices as described above, as well as the preprogrammed OTP configurations.



#### <span id="page-19-3"></span>**Table 10. Start-up Configuration**

#### **PF0100**



### **Table 10. Start-up Configuration (continued)**

Notes

<span id="page-20-0"></span>23. For designs using the i.MX 6SoloLite, it is recommended to use the F3 OTP option instead of the F1 OTP option and F4 OTP option instead of the F2 OTP option.



\*VSNVS will start from 1.0 V if LICELL is valid before VIN.

#### **Figure 6. Default Start-up Sequence**

<span id="page-21-0"></span>



#### **PF0100**



**Table 11. Default Start-up Sequence Timing (continued)**

Notes

<span id="page-22-1"></span>24. Assumes LICELL voltage is valid before VIN is applied. If LICELL is not valid before VIN is applied then VSNVS turn-on delay may extend to a maximum of 24 ms.

- <span id="page-22-3"></span>25. Depends on the external signal driving PWRON.
- <span id="page-22-2"></span>26. Default configuration.
- <span id="page-22-4"></span>27. Rise time is a function of slew rate of regulators and nominal voltage selected.

# <span id="page-22-0"></span>**6.1.2 One Time Programmability (OTP)**

OTP allows the programming of start-up configurations for a variety of applications. Before permanently programming the IC by programming fuses, a configuration may be prototyped by using the "Try Before Buy" (TBB) feature. Further, an error correction code(ECC) algorithm is available to correct a single bit error and to detect multiple bit errors when fuses are programmed.

The parameters that can be configured by OTP are listed below.

- General:  $I^2C$  slave address, PWRON pin configuration, start-up sequence and timing
- ï Buck regulators: Output voltage, dual/single phase or independent mode configuration, switching frequency, and soft start ramp rate
- Boost regulator and LDOs: Output voltage

**NOTE:** When prototyping or programming fuses, the user must ensure that register settings are consistent with the hardware configuration. This is most important for the buck regulators, where the quantity, size, and value of the inductors depend on the configuration (single/dual phase or independent mode) and the switching frequency. Additionally, if an LDO is powered by a buck regulator, it will be gated by the buck regulator in the start-up sequence.

### **6.1.2.1 Start-up Sequence and Timing**

Each regulator has 5-bits allocated to program its start-up time slot from a turn on event; therefore, each can be placed from position one to thirty-one in the start-up sequence. The all zeros code indicates that a regulator is not part of the start-up sequence and will remain off. See [Table 12.](#page-23-0) The delay between each position is equal; however, four delay options are available. See **Table 13**. The start-up sequence will terminate at the last programmed regulator.

<span id="page-23-0"></span>**Table 12. Start-up Sequence**

SWxx_SEQ[4:0]/ VGENx_SEQ[4:0]/ VREFDDR_SEQ[4:0]	<b>Sequence</b>		
00000	Off		
00001	SEQ_CLK_SPEED[1:0] * 1		
00010	SEQ CLK SPEED[1:0] * 2		
$\star$	$\star$		
11111	SEQ_CLK_SPEED[1:0] * 31		

#### <span id="page-23-1"></span>**Table 13. Start-up Sequence Clock Speed**



### **6.1.2.2 PWRON Pin Configuration**

The PWRON pin can be configured as either a level sensitive input (PWRON\_CFG = 0), or as an edge sensitive input (PWRON\_CFG = 1). As a level sensitive input, an active high signal turns on the part and an active low signal turns off the part, or puts it into Sleep mode. As an edge sensitive input, such as when connected to a mechanical switch, a falling edge will turn on the part and if the switch is held low for greater than or equal to 4.0 seconds, the part will turn off or enter Sleep mode.

#### **Table 14. PWRON Configuration**



### **6.1.2.3 I2C Address Configuration**

The  $I^2C$  device address can be programmed from 0x08 to 0x0F. This allows flexibility to change the  $I^2C$  address to avoid bus conflicts. Address bit, I2C\_SLV\_ADDR[3] in OTP\_I2C\_ADDR register is hard coded to "1" while the lower three LSBs of the I<sup>2</sup>C address (I2C\_SLV\_ADDR[2:0]) are programmable as shown in [Table 15.](#page-23-2)



#### <span id="page-23-2"></span>**Table 15. I2C Address Configuration**

**PF0100**

I2C_SLV_ADDR[3] <b>Hard Coded</b>	I2C_SLV_ADDR[2:0]	<sup>2</sup> C Device Address (Hex)	
	011	0x0B	
	100	0x0C	
	101	0x0D	
	110	0x0E	
	111	0x0F	

**Table 15. I2C Address Configuration (continued)**

### **6.1.2.4 Soft Start Ramp Rate**

The start-up ramp rate or soft start ramp rate can be chosen from the same options as shown in [Dynamic Voltage Scaling.](#page-37-0)

### <span id="page-24-0"></span>**6.1.3 OTP Prototyping**

Before permanently programming fuses, it is possible to test the desired configuration by using the "Try Before Buy" feature. With this feature, the configuration is loaded from the OTP registers. These registers merely serve as temporary storage for the values to be written to the fuses, for the values read from the fuses, or for the values read from the default configuration. To avoid confusion, these registers will be referred to as the TBBOTP registers. The portion of the register map that concerns OTP is shown in [Table 137](#page-125-0) and [Table 138.](#page-129-0)

The contents of the TBBOTP registers are initialized to zero when a valid VIN is first applied. The values that are then loaded into the TBBOTP registers depend on the setting of the VDDOTP pin and on the value of the TBB\_POR and FUSE\_POR\_XOR bits. Refer to [Table 16](#page-25-3).

- $\cdot$  If VDDOTP = VCOREDIG (1.5 V), the values are loaded from the default configuration.
- $\cdot$  If VDDOTP = 0.0 V, TBB POR = 0 and FUSE POR XOR = 1, the values are loaded from the fuses. In the MMPF0100, FUSE\_POR1, FUSE\_POR2, and FUSE\_POR3 are XOR'ed into the FUSE\_POR\_XOR bit. The FUSE\_POR\_XOR has to be 1 for fuses to be loaded. This can be achieved by setting any one or all of the FUSE\_PORx bits. In the MMPF0100A, the XOR function is removed. It is required to set all of the FUSE\_PORx bits to be able to load the fuses.
- $\cdot$  If VDDOTP = 0.0 V, TBB\_POR = 0 and FUSE\_POR\_XOR = 0, the TBBOTP registers remain initialized at zero.

The initial value of TBB\_POR is always "0"; only when VDDOTP = 0.0 V and TBB\_POR is set to "1" are the values from the TBBOTP registers maintained and not loaded from a different source.

The contents of the TBBOTP registers are modified by  $I^2C$ . To communicate with  $I^2C$ . VIN must be valid and VDDIO, to which SDA and SCL are pulled up, must be powered by a 1.7 to 3.6 V supply. VIN, or the coin cell voltage must be valid to maintain the contents of the registers. To power on with the contents of the TBBOTP registers, the following conditions must exist; VIN is valid, VDDOTP =  $0.0$  V, TBB POR = 1 and there is a valid turn-on event. Refer to the application note  $AN4536$  for an example of prototyping.

### <span id="page-24-1"></span>**6.1.4 Reading OTP Fuses**

As described in the previous section, the contents of the fuses are loaded to the TBBOTP registers when the following conditions are met; VIN is valid, VDDOTP = 0.0 V, TBB\_POR = 0 and FUSE\_POR\_XOR = 1. If ECC were enabled at the time the fuses were programmed, the error corrected values can be loaded into the TBBOTP registers if desired. Once the fuses are loaded and a turn-on event occurs, the PMIC will power on with the configuration programmed in the fuses. For more details on reading the OTP fuses, see application note [AN4536](#page-148-2).

## <span id="page-25-1"></span>**6.1.5 Programming OTP Fuses**

The parameters that can be programmed are shown in the TBBOTP registers in the [Extended Page 1](#page-125-0) of the register map. The PF0100 offers ECC, the control registers for which functions are located in [Extended Page 2](#page-129-0) of the register map. There are ten banks of twenty-six fuses each that can be programmed. Programming the fuses requires an 8.25 V, 100 mA supply powering the VDDOTP pin, bypassed with 10 to 20  $\mu$ F of capacitance. For more details on programming the OTP fuses, see application note [AN4536](#page-148-2).

<span id="page-25-3"></span>



### <span id="page-25-0"></span>**6.2 16 MHz and 32 kHz Clocks**

There are two clocks: a trimmed 16 MHz, RC oscillator and an untrimmed 32 kHz, RC oscillator. The 16 MHz oscillator is specified within -8.0/+8.0%. The 32 kHz untrimmed clock is only used in the following conditions:

- VIN < UVDET
- All regulators are in SLEEP mode
- All regulators are in PFM switching mode

A 32 kHz clock, derived from the 16 MHz trimmed clock, is used when accurate timing is needed under the following conditions:

- During start-up, VIN > UVDET
- PWRON\_CFG = 1, for power button debounce timing

In addition, when the 16 MHz is active in the ON mode, the debounce times in [Table 27](#page-33-1) are referenced to the 32 kHz derived from the 16 MHz clock. The exceptions are the LOWVINI and PWRONI interrupts, which are referenced to the 32 kHz untrimmed clock.

#### **Table 17. 16 MHz Clock Specifications**

 $T_{MIN}$  to  $T_{MAX}$  (See [Table 3](#page-4-1)),  $V_{IN}$  = 2.8 to 4.5 V, LICELL = 1.8 to 3.3 V and typical external component values. Typical values are characterized at  $V_{IN}$  = 3.6 V, LICELL = 3.0 V, and 25 °C, unless otherwise noted.



Notes

<span id="page-25-4"></span>28. 2.0 MHz clock is derived from the 16 MHz clock.

# <span id="page-25-2"></span>**6.2.1 Clock adjustment**

The 16 MHz clock and hence the switching frequency of the regulators, can be adjusted to improve the noise integrity of the system. By changing the factory trim values of the 16MHz clock, the user may add an offset as small as  $\pm 3.0\%$  of the nominal frequency. Contact your Freescale representative for detailed information on this feature.

# <span id="page-26-1"></span>**6.3 Bias and References Block Description**

## <span id="page-26-0"></span>**6.3.1 Internal Core Voltage References**

All regulators use the main bandgap as the reference. The main bandgap is bypassed with a capacitor at VCOREREF. The bandgap and the rest of the core circuitry are supplied from VCORE. The performance of the regulators is directly dependent on the performance of the bandgap. No external DC loading is allowed on VCORE, VCOREDIG, or VCOREREF. VCOREDIG is kept powered as long as there is a valid supply and/or valid coin cell. [Table 18](#page-26-3) shows the main characteristics of the core circuitry.

#### <span id="page-26-3"></span>**Table 18. Core Voltages Electrical Specifications[\(30\)](#page-26-5)**

 $T_{MIN}$  to  $T_{MAX}$  (See  $Table 3$ ),  $V_{IN}$  = 2.8 to 4.5 V, LICELL = 1.8 to 3.3 V, and typical external component values. Typical values are</u> characterized at  $V_{IN}$  = 3.6 V, LICELL = 3.0 V, and 25 °C, unless otherwise noted.



Notes

- <span id="page-26-4"></span>29.  $3.0 \text{ V} < V_{\text{IN}} < 4.5 \text{ V}$ , no external loading on VCOREDIG, VCORE, or VCOREREF. Extended operation down to UVDET, but no system malfunction.
- <span id="page-26-5"></span>30. For information only.

### **6.3.1.1 External Components**

#### **Table 19. External Components for Core Voltages**



### <span id="page-26-2"></span>**6.3.2 VREFDDR Voltage Reference**

VREFDDR is an internal PMOS half supply voltage follower capable of supplying up to 10 mA. The output voltage is at one half the input voltage. Its typically used as the reference voltage for DDR memories. A filtered resistor divider is utilized to create a low frequency pole. This divider then utilizes a voltage follower to drive the load.



**Figure 7. VREFDDR Block Diagram**

### **6.3.2.1 VREFDDR Control Register**

The VREFDDR voltage reference is controlled by a single bit in VREFDDCRTL register in [Table 20](#page-27-0).

<span id="page-27-0"></span>



### **External Components**





Notes

<span id="page-27-1"></span>31. Use X5R or X7R capacitors.

<span id="page-27-2"></span>32. VINREFDDR to GND, 1.0  $\mu$ F minimum capacitance is provided by buck regulator output.

### **VREFDDR Specifications**

### **Table 22. VREFDDR Electrical Characteristics**

T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3),</u> V<sub>IN</sub> = 3.6 V, I<sub>REFDDR</sub> = 0.0 mA, V<sub>INREFDDR</sub> = 1.5 V and typical external component values, unless otherwise noted. Typical values are characterized at V<sub>IN</sub> = 3.6 V, I<sub>REFDDR</sub> = 0.0 mA, V<sub>INREFDDR</sub> = 1.5 V, and 25 °C, unless otherwise noted.



Notes

<span id="page-28-0"></span>33. When VREFDDR is off there is a quiescent current of 1.5  $\mu$ A typical.

# <span id="page-29-1"></span>**6.4 Power Generation**

### <span id="page-29-0"></span>**6.4.1 Modes of Operation**

The operation of the PF0100 can be reduced to five states, or modes: ON, OFF, Sleep, Standby, and Coin Cell. [Figure 8](#page-29-2) shows the state diagram of the PF0100, along with the conditions to enter and exit from each state.



**Figure 8. State Diagram**

<span id="page-29-2"></span>To complement the state diagram in [Figure 8,](#page-29-2) a description of the states is provided in following sections. Note that  $V_{1N}$  must exceed the rising UVDET threshold to allow a power up. Refer to [Table 29](#page-34-0) for the UVDET thresholds. Additionally, I<sup>2</sup>C control is not possible in the Coin Cell mode and the interrupt signal, INTB, is only active in Sleep, Standby, and ON states.

### **6.4.1.1 ON Mode**

The PF0100 enters the On mode after a turn-on event. RESETBMCU is de-asserted, high, in this mode of operation.

### **6.4.1.2 OFF Mode**

The PF0100 enters the Off mode after a turn-off event. A thermal shutdown event also forces the PF0100 into the Off mode. Only VCOREDIG and VSNVS are powered in the mode of operation. To exit the Off mode, a valid turn-on event is required. RESETBMCU is asserted, LOW, in this mode.

### <span id="page-30-0"></span>**6.4.1.3 Standby Mode**

- Depending on STANDBY pin configuration, Standby is entered when the STANDBY pin is asserted. This is typically used for low-power mode of operation.
- When STANDBY is de-asserted, Standby mode is exited.

A product may be designed to go into a Low-power mode after periods of inactivity. The STANDBY pin is provided for board level control of going in and out of such deep sleep modes (DSM).

When a product is in DSM, it may be able to reduce the overall platform current by lowering the regulator output voltage, changing the operating mode of the regulators or disabling some regulators. The configuration of the regulators in Standby is preprogrammed through the  $I<sup>2</sup>C$  interface.

Note that the STANDBY pin is programmable for Active High or Active Low polarity, and that decoding of a Standby event will take into account the programmed input polarity as shown in [Table 23](#page-30-6). When the PF0100 is powered up first, regulator settings for the Standby mode are mirrored from the regulator settings for the ON mode. To change the STANDBY pin polarity to Active Low, set the STANDBYINV bit via software first, and then change the regulator settings for Standby mode as required. For simplicity, STANDBY will generally be referred to as active high throughout this document.

<span id="page-30-6"></span>



**Notes** 

<span id="page-30-1"></span>34. STANDBY = 0: System is not in Standby, STANDBY = 1: System is in Standby

<span id="page-30-2"></span>35. The state of the STANDBY pin only has influence in On mode.

<span id="page-30-5"></span>36. Bit 6 in Power Control Register (ADDR - 0x1B)

Since STANDBY pin activity is driven asynchronously to the system, a finite time is required for the internal logic to qualify and respond to the pin level changes. A programmable delay is provided to hold off the system response to a Standby event. This allows the processor and peripherals some time after a standby instruction has been received to terminate processes to facilitate seamless entering into Standby mode.

When enabled (STBYDLY = 01, 10, or 11) per  $Table 24$ , STBYDLY will delay the Standby initiated response for the entire IC, until the STBYDLY counter expires.

An allowance should be made for three additional 32 k cycles required to synchronize the Standby event.

#### <span id="page-30-3"></span>**Table 24. STANDBY Delay - Initiated Response**



Notes

<span id="page-30-4"></span>37. Bits [5:4] in Power Control Register (ADDR - 0x1B)

### **6.4.1.4 Sleep Mode**

- Depending on PWRON pin configuration, Sleep mode is entered when PWRON is de-asserted and SWxOMODE bit is set.
- To exit Sleep mode, assert the PWRON pin.

In the Sleep mode, the regulator will use the set point as programmed by SW1xOFF[5:0] for SW1A/B/C and by SWxOFF[6:0] for SW2, SW3A/B, and SW4. The activated regulators will maintain settings for this mode and voltage until the next turn-on event. [Table 25](#page-31-1) shows the control bits in Sleep mode. During Sleep mode, interrupts are active and the INTB pin will report any unmasked fault event.

#### <span id="page-31-1"></span>**Table 25. Regulator Mode Control**



**Notes** 

<span id="page-31-0"></span>38. For sleep mode, an activated switching regulator, should use the off mode set point as programmed by SW1xOFF[5:0] for SW1A/B/C and SWxOFF[6:0] for SW2, SW3A/B, and SW4.

### **6.4.1.5 Coin Cell Mode**

In the Coin Cell state, the coin cell is the only valid power source ( $V_{IN}$  = 0.0 V) to the PMIC. No turn-on event is accepted in the Coin Cell state. Transition to the OFF state requires that  $V_{1N}$  surpasses UVDET threshold. RESETBMCU is held low in this mode.

If the coin cell is depleted, a complete system reset will occur. At the next application of power and the detection of a Turn-on event, the system will be re-initialized with all I<sup>2</sup>C bits including, those that reset on COINPORB are restored to their default states.

# <span id="page-32-0"></span>**6.4.2 State Machine Flow Summary**

[Table 26](#page-32-2) provides a summary matrix of the PF0100 flow diagram to show the conditions needed to transition from one state to another.

<span id="page-32-2"></span>



### <span id="page-32-1"></span>**6.4.2.1 Turn On Events**

From OFF and Sleep modes, the PMIC is powered on by a turn-on event. The type of Turn-on event depends on the configuration of PWRON. PWRON may be configured as an active high when PWRON\_CFG = 0, or as the input of a mechanical switch when PWRON\_CFG = 1.  $V_{IN}$  must be greater than UVDET for the PMIC to turn-on. When PWRON is configured as an active high and PWRON is high (pulled up to VSNVS) before  $V_{IN}$  is valid, a  $V_{IN}$  transition from 0.0 V to a voltage greater than UVDET is also a Turn-on event. See the State diagram, [Figure 8](#page-29-2), and the [Table 26](#page-32-2) for more details. Any regulator enabled in the Sleep mode will remain enabled when transitioning from Sleep to ON, i.e., the regulator will not be turned off and then on again to match the startup sequence. The following is a more detailed description of the PWRON configurations:

- If PWRON\_CFG = 0, the PWRON signal is high and  $V_{\text{IN}}$  > UVDET, the PMIC will turn on; the interrupt and sense bits, PWRONI and PWRONS respectively, will be set.
- $\cdot$  If PWRON\_CFG = 1,  $V_{\text{IN}}$  > UVDET and PWRON transitions from high to low, the PMIC will turn on; the interrupt and sense bits, PWRONI and PWRONS respectively, will be set.

The sense bit will show the real time status of the PWRON pin. In this configuration, the PWRON input can be a mechanical switch debounced through a programmable debouncer, PWRONDBNC[1:0], to avoid a response to a very short (i.e., unintentional) key press. The interrupt is generated for both the falling and the rising edge of the PWRON pin. By default, a 30 ms interrupt debounce is applied to both falling and rising edges. The falling edge debounce timing can be extended with PWRONDBNC[1:0] as defined in the table below. The interrupt is cleared by software, or when cycling through the OFF mode.

<b>Bits</b>	<b>State</b>	Turn On Debounce (ms)	<b>Falling Edge INT</b> Debounce (ms)	<b>Rising Edge INT</b> Debounce (ms)
PWRONDBNC[1:0]	00	0.0	31.25	31.25
	01	31.25	31.25	31.25
	10	125	125	31.25
	11	750	750	31.25

<span id="page-33-1"></span>**Table 27. PWRON Hardware Debounce Bit Settings**

Notes

39. The sense bit, PWRONS, is not debounced and follows the state of the PWRON pin.

### **6.4.2.2 Turn Off Events**

### **PWRON Pin**

The PWRON pin is used to power off the PF0100. The PWRON pin can be configured with OTP to power off the PMIC under the following two conditions:

- 1. PWRON CFG bit = 0, SWxOMODE bit = 0 and PWRON pin is low.
- 2. PWRON CFG bit = 1, SWxOMODE bit = 0, PWRONRSTEN = 1 and PWRON is held low for longer than 4.0 seconds. Alternatively, the system can be configured to restart automatically by setting the RESTARTEN bit.

### **Thermal Protection**

If the die temperature surpasses a given threshold, the thermal protection circuit will power off the PMIC to avoid damage. A turnon event will not power on the PMIC while it is in thermal protection. The part will remain in Off mode until the die temperature decreases below a given threshold. There are no specific interrupts related to this other than the warning interrupt. See [Power](#page-12-0)  [Dissipation](#page-12-0) section for more detailed information.

### **Undervoltage Detection**

When the voltage at VIN drops below the undervoltage falling threshold, UVDET, the state machine will transition to the Coin Cell mode.

### <span id="page-33-0"></span>**6.4.3 Power Tree**

The PF0100 PMIC features six buck regulators, one boost regulator, six general purpose LDOs, one switch/LDO combination, and a DDR voltage reference to supply voltages for the application processor and peripheral devices. The buck regulators as well as the boost regulator are supplied directly from the main input supply ( $V_{IN}$ ). The inputs to all of the buck regulators must be tied to VIN, whether they are powered on or off. The six general use LDO regulators are directly supplied from the main input supply or from the switching regulators depending on the application requirements. Since VREFDDR is intended to provide DDR memory reference voltage, it should be supplied by any rail supplying voltage to DDR memories; the typical application recommends the use of SW3 as the input supply for VREFDDR. VSNVS is supplied by either the main input supply or the coin cell. Refer to **Table 28** for a summary of all power supplies provided by the PF0100.



#### <span id="page-34-1"></span>**Table 28. Power Tree Summary**

Notes

<span id="page-34-2"></span>40. Current rating per independent phase, when SW3A/B is set in single or dual phase, current capability is up to 2500 mA.

[Figure 9](#page-35-0) shows a simplified power map with various recommended options to supply the different block within the PF0100, as well as the typical application voltage domain on the i.MX 6X processor. Note that each application power tree is dependent upon the systemís voltage and current requirements, therefore a proper input voltage should be selected for the regulators.

The minimum operating voltage for the main  $V_{\text{IN}}$  supply is 2.8 V, for lower voltages proper operation is not guaranteed. However at initial power up, the input voltage must surpass the rising UVDET threshold before proper operation is guaranteed. Refer to the representative tables and text specifying each supply for information on performance metrics and operating ranges. [Table 29](#page-34-0) summarizes the UVDET thresholds.

#### <span id="page-34-0"></span>**Table 29. UVDET Threshold**





<span id="page-35-0"></span>**Figure 9. PF0100 Typical Power Map**
# **6.4.4 Buck Regulators**

Each buck regulator is capable of operating in PFM, APS, and PWM switching modes.

# **6.4.4.1 Current Limit**

Each buck regulator has a programmable current limit. In an overcurrent condition, the current is limited cycle-by-cycle. If the current limit condition persists for more than 8.0 ms, a fault interrupt is generated.

# **6.4.4.2 General Control**

To improve system efficiency the buck regulators can operate in different switching modes. Changing between switching modes can occur by any of the following means: I<sup>2</sup>C programming, exiting/entering the Standby mode, exiting/entering Sleep mode, and load current variation. Available switching modes for buck regulators are presented in [Table 30](#page-36-1).

Mode	<b>Description</b>
<b>OFF</b>	The regulator is switched off and the output voltage is discharged.
<b>PFM</b>	In this mode, the regulator is always in PFM mode, which is useful at light loads for optimized efficiency.
<b>PWM</b>	In this mode, the regulator is always in PWM mode operation regardless of load conditions.
<b>APS</b>	In this mode, the regulator moves automatically between pulse skipping mode and PWM mode depending on load conditions.

<span id="page-36-1"></span>**Table 30. Switching Mode Description**

During soft-start of the buck regulators, the controller transitions through the PFM, APS, and PWM switching modes. 3.0 ms (typical) after the output voltage reaches regulation, the controller transitions to the selected switching mode. Depending on the particular switching mode selected, additional ripple may be observed on the output voltage rail as the controller transitions between switching modes.

[Table 31](#page-36-0) summarizes the Buck regulator programmability for Normal and Standby modes.

### <span id="page-36-0"></span>**Table 31. Regulator Mode Control**





#### **Table 31. Regulator Mode Control (continued)**

Transitioning between Normal and Standby modes can affect a change in switching modes as well as output voltage. The rate of the output voltage change is controlled by the Dynamic Voltage Scaling (DVS), explained in [Dynamic Voltage Scaling.](#page-37-0) For each regulator, the output voltage options are the same for Normal and Standby modes.

When in Standby mode, the regulator outputs the voltage programmed in its standby voltage register and will operate in the mode selected by the SWxMODE[3:0] bits. Upon exiting Standby mode, the regulator will return to its normal switching mode and its output voltage programmed in its voltage register.

Any regulators whose SWxOMODE bit is set to "1" will enter Sleep mode if a PWRON turn-off event occurs, and any regulator whose SWxOMODE bit is set to "0" will be turned off. In Sleep mode, the regulator outputs the voltage programmed in its off (Sleep) voltage register and operates in the PFM mode. The regulator will exit the Sleep mode when a turn-on event occurs. Any regulator whose SWxOMODE bit is set to "1" will remain on and change to its normal configuration settings when exiting the Sleep state to the ON state. Any regulator whose SWxOMODE bit is set to "0" will be powered up with the same delay in the start-up sequence as when powering On from Off. At this point, the regulator returns to its default ON state output voltage and switch mode settings.

[Table 25](#page-31-0) shows the control bits in Sleep mode. When Sleep mode is activated by the SWxOMODE bit, the regulator will use the set point as programmed by SW1xOFF[5:0] for SW1A/B/C and by SWxOFF[6:0] for SW2, SW3A/B, and SW4.

## <span id="page-37-0"></span>**Dynamic Voltage Scaling**

To reduce overall power consumption, processor core voltages can be varied depending on the mode or activity level of the processor.

- 1. Normal operation: The output voltage is selected by  $I^2C$  bits SW1x[5:0] for SW1A/B/C and SWx[6:0] for SW2, SW3A/B, and SW4. A voltage transition initiated by  $1^2C$  is governed by the DVS stepping rates shown in [Table 34](#page-38-0) and [Table 35](#page-38-1).
- 2. Standby Mode: The output voltage can be higher, or lower than in normal operation, but is typically selected to be the lowest state retention voltage of a given processor; it is selected by  $I^2C$  bits SW1xSTBY[5:0] for SW1A/B/C and by bits SWxSTBY[6:0] for SW2, SW3A/B, and SW4. Voltage transitions initiated by a Standby event are governed by the SW1xDVSSPEED[1:0] and SWxDVSSPEED[1:0] I<sup>2</sup>C bits shown in **Table 34** and [Table 35,](#page-38-1) respectively.
- 3. Sleep Mode: The output voltage can be higher or lower than in normal operation, but is typically selected to be the lowest state retention voltage of a given processor; it is selected by  $I^2C$  bits SW1xOFF[5:0] for SW1A/B/C and by bits SWxOFF[6:0] for SW2, SW3A/B, and SW4. Voltage transitions initiated by a turn-off event are governed by the SW1xDVSSPEED[1:0] and SWxDVSSPEED[1:0] I<sup>2</sup>C bits shown in [Table 34](#page-38-0) and [Table 35,](#page-38-1) respectively.

[Table 32,](#page-37-1) [Table 33,](#page-37-2) [Table 34,](#page-38-0) and [Table 35](#page-38-1) summarize the set point control and DVS time stepping applied to all regulators.



#### <span id="page-37-1"></span>**Table 32. DVS Control Logic for SW1A/B/C**

#### <span id="page-37-2"></span>**Table 33. DVS Control Logic for SW2, SW3A/B, and SW4**



SW1xDVSSPEED[1:0]	<b>Function</b>	
00	25 mV step each $2.0 \mu s$	
01 (default)	25 mV step each 4.0 µs	
10	25 mV step each 8.0 us	
	25 mV step each 16 µs	

<span id="page-38-0"></span>**Table 34. DVS Speed Selection for SW1A/B/C**

<span id="page-38-1"></span>



The regulators have a strong sourcing capability and sinking capability in PWM mode, therefore the fastest rising and falling slopes are determined by the regulator in PWM mode. However, if the regulators are programmed in PFM or APS mode during a DVS transition, the falling slope can be influenced by the load. Additionally, as the current capability in PFM mode is reduced, controlled DVS transitions in PFM mode could be affected. Critically timed DVS transitions are best assured with PWM mode operation.

The following diagram shows the general behavior for the regulators when initiated with  $l^2C$  programming, or standby control. During the DVS period the overcurrent condition on the regulator should be masked.



**Figure 10. Voltage Stepping with DVS**

## **Regulator Phase Clock**

The SWxPHASE[1:0] bits select the phase of the regulator clock as shown in [Table 36](#page-39-0). By default, each regulator is initialized at 90 ° out of phase with respect to each other. For example, SW1x is set to 0 °, SW2 is set to 90 °, SW3A/B is set to 180 °, and SW4 is set to 270 ° by default at power up.



#### <span id="page-39-0"></span>**Table 36. Regulator Phase Clock Selection**

The SWxFREQ[1:0] register is used to set the desired switching frequency for each one of the buck regulators. [Table 38](#page-39-1) shows the selectable options for SWxFREQ[1:0]. For each frequency, all phases will be available, this allows regulators operating at different frequencies to have different relative switching phases. However, not all combinations are practical. For example, 2.0 MHz, 90 ° and 4.0 MHz, 180 ° are the same in terms of phasing. [Table 37](#page-39-2) shows the optimum phasing when using more than one switching frequency.

# <span id="page-39-2"></span>**Table 37. Optimum Phasing**



#### <span id="page-39-1"></span>**Table 38. Regulator Frequency Configuration**



## **Programmable Maximum Current**

The maximum current,  $ISWx_{MAX}$ , of each buck regulator is programmable. This allows the use of smaller inductors where lower currents are required. Programmability is accomplished by choosing the number of paralleled power stages in each regulator. The SWx\_PWRSTG[2:0] bits on the [Extended Page 2](#page-129-0) of the register map control the number of power stages. See [Table 39](#page-40-0) for the programmable options. Bit[0] must always be enabled to ensure the stage with the current sensor is chosen. The default setting, SWx\_PWRSTG[2:0] = 111, represents the highest maximum current. The current limit for each option is also scaled by the percentage of power stages that are enabled.

<b>Regulators</b>	<b>Control Bits</b>			% of Power Stages <b>Enabled</b>	<b>Rated Current (A)</b>
	SW1AB_PWRSTG[2:0]				ISW1AB <sub>MAX</sub>
	0	0	$\mathbf{1}$	40%	1.0
SW1AB	0	$\mathbf{1}$	$\mathbf{1}$	80%	2.0
	$\mathbf{1}$	0	$\mathbf{1}$	60%	1.5
	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	100%	2.5
	SW1C_PWRSTG[2:0]				<b>ISW1C<sub>MAX</sub></b>
	0	0	$\mathbf{1}$	43%	0.9
SW <sub>1</sub> C	0	1	1	58%	$1.2$
	$\mathbf{1}$	0	$\mathbf{1}$	86%	1.7
	$\mathbf{1}$	1	$\mathbf{1}$	100%	2.0
		SW2_PWRSTG[2:0]			ISW2 <sub>MAX</sub>
	0	0	$\mathbf{1}$	38%	0.75
SW <sub>2</sub>	0	$\mathbf{1}$	$\mathbf{1}$	75%	1.5
	1	0	1	63%	1.25
	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	100%	2.0
	SW3A_PWRSTG[2:0]				ISW3A <sub>MAX</sub>
	0	0	$\mathbf{1}$	40%	0.5
SW3A	0	1	1	80%	1.0
	$\mathbf{1}$	0	$\mathbf{1}$	60%	0.75
	$\mathbf{1}$	$\mathbf 1$	$\mathbf{1}$	100%	1.25
	SW3B_PWRSTG[2:0]				ISW3B <sub>MAX</sub>
	$\pmb{0}$	0	$\mathbf{1}$	40%	0.5
SW3B	0	1	1	80%	1.0
	1	0	$\mathbf{1}$	60%	0.75
	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	100%	1.25
	SW4_PWRSTG[2:0]				ISW4 <sub>MAX</sub>
	0	0	$\mathbf{1}$	50%	0.5
SW <sub>4</sub>	0	$\mathbf{1}$	$\mathbf{1}$	75%	0.75
	1	0	$\mathbf{1}$	75%	0.75
	$\mathbf{1}$	$\mathbf{1}$	$\mathbf 1$	100%	1.0

<span id="page-40-0"></span>**Table 39. Programmable Current Configuration** 

# **6.4.4.3 SW1A/B/C**

.

SW1/A/B/C are 2.5 to 4.5 A buck regulators that can be configured in various phasing schemes, depending on the desired cost/ performance trade-offs. The following configurations are available:

- SW1A/B/C single phase with one inductor
- SW1A/B as a single phase with one inductor and SW1C in independent mode with one inductor
- SW1A/B as a dual phase with two inductors and SW1C in independent mode with one inductor

The desired configuration is programmed by OTP by using SW1\_CONFIG[1:0] bits in the register map [Extended Page 1](#page-125-0), as shown in [Table 40.](#page-41-0)



### <span id="page-41-0"></span>**Table 40. SW1 Configuration**

## **SW1A/B/C Single Phase**

In this configuration, all phases A, B, and C, are connected together to a single inductor, thus, providing up to 4.50 A current capability for high current applications. The feedback and all other controls are accomplished by use of pin SW1CFB and SW1C control registers, respectively. [Figure 11](#page-42-0) shows the connection for SW1A/B/C in single phase mode.

During Single Phase mode operation, all three phases will use the same configuration for frequency, phase, and DVS speed set in SW1CCONF register. However, the same configuration settings for frequency, phase, and DVS speed setting on SW1AB registers should be used. The SW1FB pin should be left floating in this configuration.



<span id="page-42-0"></span>**Figure 11. SW1A/B/C Single Phase Block Diagram**

## **SW1A/B Single Phase - SW1C Independent Mode**

In this configuration, SW1A/B is connected as a single phase with a single inductor, while SW1C is used as an independent output, using its own inductor and configurations parameters. This configuration allows reduced component count by using only one inductor for SW1A/B. As mentioned before, SW1A/B and SW1C operate independently from one another, thus, they can be operated with a different voltage set point for Normal, Standby, and Sleep modes, as well as switching mode selection and on/ off control. [Figure 12](#page-43-0) shows the physical connection for SW1A/B in single phase and SW1C as an independent output.



**Figure 12. SW1A/B Single Phase, SW1C Independent Mode Block Diagram**

<span id="page-43-0"></span>Both SW1ALX and SW1BLX nodes operate at the same DVS, frequency, and phase configured by the SW1ABCONF register, while SW1CLX node operates independently, using the configuration in the SW1CCONF register.

## **SW1A/B Dual Phase - SW1C Independent Mode**

In this mode, SW1A/B is connected in dual phase mode using one inductor per switching node, while SW1C is used as an independent output using its own inductor and configuration parameters. This mode provides a smaller output voltage ripple on the SW1A/B output. As mentioned before, SW1A/B and SW1C operate independently from one another, thus, they can be operated with a different voltage set point for Normal, Standby, and Sleep modes, as well as switching mode selection and on/ off control. [Figure 13](#page-44-0) shows the physical connection for SW1A/B in dual phase and SW1C as an independent output.



**Figure 13. SW1A/B Dual Phase, SW1C Independent Mode Block Diagram**

<span id="page-44-0"></span>In this mode of operation, SW1ALX and SW1BLX nodes operate automatically at 180 ° phase shift from each other and use the same frequency and DVS configured by SW1ABCONF register, while SW1CLX node operate independently using the configuration in the SW1CCONF register.

## **SW1A/B/C Setup and Control Registers**

SW1A/B and SW1C output voltages are programmable from 0.300 to 1.875 V in steps of 25 mV. The output voltage set point is independently programmed for Normal, Standby, and Sleep mode by setting the SW1x[5:0], SW1xSTBY[5:0], and SW1xOFF[5:0] bits respectively. [Table 41](#page-45-0) shows the output voltage coding for SW1A/B or SW1C.

**Note:** Voltage set points of 0.6 V and below are not supported.

<b>Set Point</b>	SW1x[5:0] SW1xSTBY[5:0] <b>SW1xOFF[5:0]</b>	SW1x Output (V)	<b>Set Point</b>	SW1x[5:0] SW1xSTBY[5:0] <b>SW1xOFF[5:0]</b>	SW1x Output (V)
0	000000	0.3000	32	100000	1.1000
1	000001	0.3250	33	100001	1.1250
$\overline{2}$	000010	0.3500	34	100010	1.1500
3	000011	0.3750	35	100011	1.1750
4	000100	0.4000	36	100100	1.2000
5	000101	0.4250	37	100101	1.2250
6	000110	0.4500	38	100110	1.2500
7	000111	0.4750	39	100111	1.2750
8	001000	0.5000	40	101000	1.3000
9	001001	0.5250	41	101001	1.3250
10	001010	0.5500	42	101010	1.3500
11	001011	0.5750	43	101011	1.3750
12	001100	0.6000	44	101100	1.4000
13	001101	0.6250	45	101101	1.4250
14	001110	0.6500	46	101110	1.4500
15	001111	0.6750	47	101111	1.4750
16	010000	0.7000	48	110000	1.5000
17	010001	0.7250	49	110001	1.5250
18	010010	0.7500	50	110010	1.5500
19	010011	0.7750	51	110011	1.5750
20	010100	0.8000	52	110100	1.6000
21	010101	0.8250	53	110101	1.6250
22	010110	0.8500	54	110110	1.6500
23	010111	0.8750	55	110111	1.6750
24	011000	0.9000	56	111000	1.7000
25	011001	0.9250	57	111001	1.7250
26	011010	0.9500	58	111010	1.7500
27	011011	0.9750	59	111011	1.7750
28	011100	1.0000	60	111100	1.8000
29	011101	1.0250	61	111101	1.8250
30	011110	1.0500	62	111110	1.8500
31	011111	1.0750	63	111111	1.8750

<span id="page-45-0"></span>**Table 41. SW1A/B/C Output Voltage Configuration** 

[Table 42](#page-46-0) provides a list of registers used to configure and operate SW1A/B/C and a detailed description on each one of these register is provided in **Table 43** through [Table 52](#page-48-0).



### <span id="page-46-0"></span>**Table 42. SW1A/B/C Register Summary**

### <span id="page-46-1"></span>**Table 43. Register SW1ABVOLT - ADDR 0x20**



### **Table 44. Register SW1ABSTBY - ADDR 0x21**



### **Table 45. Register SW1ABOFF - ADDR 0x22**







### **Table 47. Register SW1ABCONF - ADDR 0x24**



### **Table 48. Register SW1CVOLT - ADDR 0x2E**



### **Table 49. Register SW1CSTBY - ADDR 0x2F**



### **Table 50. Register SW1COFF - ADDR 0x30**





### **Table 51. Register SW1CMODE - ADDR 0x31**

### <span id="page-48-0"></span>**Table 52. Register SW1CCONF - ADDR 0x32**



## **SW1A/B/C External Components**

### **Table 53. SW1A/B/C External Component Recommendations**

<span id="page-48-1"></span>

## **SW1A/B/C Specifications**

### **Table 54. SW1A/B/C Electrical Characteristics**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = VIN<sub>SW1x</sub> = 3.6 V, V<sub>SW1x</sub> = 1.2 V, I<sub>SW1x</sub> = 100 mA, SW1x\_PWRSTG[2:0] = [111], typical external component values, f<sub>SW1x</sub> = 2.0 MHz, unless otherwise noted. Typical values are characterized at V<sub>IN</sub> = VIN<sub>SW1x</sub> = 3.6 V, V<sub>SW1x</sub> = 1.2 V, I<sub>SW1x</sub> = 100 mA, SW1x\_PWRSTG[2:0] = [111], and 25 °C, unless otherwise noted.



All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = VIN<sub>SW1x</sub> = 3.6 V, V<sub>SW1x</sub> = 1.2 V, I<sub>SW1x</sub> = 100 mA, SW1x\_PWRSTG[2:0] = [111], typical external component values, f<sub>SW1x</sub> = 2.0 MHz, unless otherwise noted. Typical values are characterized at  $V_{IN}$  = VIN<sub>SW1x</sub> = 3.6 V, V<sub>SW1x</sub> = 1.2 V, I<sub>SW1x</sub> = 100 mA, SW1x\_PWRSTG[2:0] = [111], and 25 °C, unless otherwise noted.



### **SW1A/B (SINGLE/DUAL PHASE)**



All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = VIN<sub>SW1x</sub> = 3.6 V, V<sub>SW1x</sub> = 1.2 V, I<sub>SW1x</sub> = 100 mA, SW1x\_PWRSTG[2:0] = [111], typical external component values, f<sub>SW1x</sub> = 2.0 MHz, unless otherwise noted. Typical values are characterized at  $V_{IN}$  = VIN<sub>SW1x</sub> = 3.6 V, V<sub>SW1x</sub> = 1.2 V, I<sub>SW1x</sub> = 100 mA, SW1x\_PWRSTG[2:0] = [111], and 25 °C, unless otherwise noted.



**PF0100**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = VIN<sub>SW1x</sub> = 3.6 V, V<sub>SW1x</sub> = 1.2 V, I<sub>SW1x</sub> = 100 mA, SW1x\_PWRSTG[2:0] = [111], typical external component values, f<sub>SW1x</sub> = 2.0 MHz, unless otherwise noted. Typical values are characterized at  $V_{IN}$  = VIN<sub>SW1x</sub> = 3.6 V, V<sub>SW1x</sub> = 1.2 V, I<sub>SW1x</sub> = 100 mA, SW1x\_PWRSTG[2:0] = [111], and 25 °C, unless otherwise noted.



All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = VIN<sub>SW1x</sub> = 3.6 V, V<sub>SW1x</sub> = 1.2 V, I<sub>SW1x</sub> = 100 mA, SW1x\_PWRSTG[2:0] = [111], typical external component values, f<sub>SW1x</sub> = 2.0 MHz, unless otherwise noted. Typical values are characterized at  $V_{IN}$  = VIN<sub>SW1x</sub> = 3.6 V, V<sub>SW1x</sub> = 1.2 V, I<sub>SW1x</sub> = 100 mA, SW1x\_PWRSTG[2:0] = [111], and 25 °C, unless otherwise noted.



Notes

<span id="page-53-1"></span>42. Meets 1.89 A current rating for VDDSOC\_IN domain on i.MX 6X processor.

<span id="page-53-0"></span>43. Current rating of SW1AB supports the Power Virus mode of operation of the i.MX 6X processor.



Figure 14. SW1AB Efficiency Waveforms:  $V_{IN}$  = 4.2 V;  $V_{OUT}$  = 1.375 V; Consumer Version



**Figure 15. SW1AB Efficiency Waveforms: VIN = 4.2 V; VOUT = 1.375 V; Extended Industrial Version**



Figure 16. SW1C Efficiency Waveforms:  $V_{IN}$  = 4.2 V;  $V_{OUT}$  = 1.375 V; Consumer Version



Figure 17. SW1C Efficiency Waveforms: V<sub>IN</sub> = 4.2 V; V<sub>OUT</sub> = 1.375 V; Extended Industrial Version

## **6.4.4.4 SW2**

SW2 is a single phase, 2.0 A rated buck regulator. [Table 30](#page-36-1) describes the modes, and [Table 31](#page-36-0) show the options for the SWxMODE[3:0] bits.

[Figure 18](#page-58-0) shows the block diagram and the external component connections for SW2 regulator.



**Figure 18. SW2 Block Diagram**

### <span id="page-58-0"></span>**SW2 Setup and Control Registers**

SW2 output voltage is programmable from 0.400 to 3.300 V; however, bit SW2[6] in register SW2VOLT is read-only during normal operation. Its value is determined by the default configuration, or may be changed by using the OTP registers. Therefore, once SW2[6] is set to "0", the output will be limited to the lower output voltages from 0.400 to 1.975 V with 25 mV increments, as determined by bits SW2[5:0]. Likewise, once bit SW2[6] is set to "1", the output voltage will be limited to the higher output voltage range from 0.800 to 3.300 V with 50 mV increments, as determined by bits SW2[5:0].

In order to optimize the performance of the regulator, it is recommended that only voltages from 2.000 to 3.300 V be used in the high range, and the lower range be used for voltages from 0.400 to 1.975 V.

The output voltage set point is independently programmed for Normal, Standby, and Sleep mode by setting the SW2[5:0], SW2STBY[5:0] and SW2OFF[5:0] bits, respectively. However, the initial state of bit SW2[6] will be copied into bits SW2STBY[6], and SW2OFF[6] bits. Therefore, the output voltage range will remain the same in all three operating modes. [Table 55](#page-58-1) shows the output voltage coding valid for SW2.

**Note:** Voltage set points of 0.6 V and below are not supported.

Low Output Voltage Range <sup>(44)</sup>			<b>High Output Voltage Range</b>		
<b>Set Point</b>	SW2[6:0]	<b>SW2 Output</b>	<b>Set Point</b>	SW2[6:0]	<b>SW2 Output</b>
0	0000000	0.4000	64	1000000	0.8000
1	0000001	0.4250	65	1000001	0.8500
$\overline{2}$	0000010	0.4500	66	1000010	0.9000
3	0000011	0.4750	67	1000011	0.9500
4	0000100	0.5000	68	1000100	1.0000
5	0000101	0.5250	69	1000101	1.0500
6	0000110	0.5500	70	1000110	1.1000
7	0000111	0.5750	71	1000111	1.1500
8	0001000	0.6000	72	1001000	1.2000
9	0001001	0.6250	73	1001001	1.2500
10	0001010	0.6500	74	1001010	1.3000

<span id="page-58-1"></span>**Table 55. SW2 Output Voltage Configuration** 



### **Table 55. SW2 Output Voltage Configuration (continued)**

**PF0100**



### **Table 55. SW2 Output Voltage Configuration (continued)**

Notes

<span id="page-60-0"></span>44. For voltages less than 2.0 V, only use set points 0 to 63.

Setup and control of SW2 is done through I<sup>2</sup>C registers listed in [Table 56](#page-60-1), and a detailed description of each one of the registers is provided in [Tables 57](#page-60-2) to [Table 61](#page-61-0).

<span id="page-60-1"></span>



<span id="page-60-2"></span>



### **Table 58. Register SW2STBY - ADDR 0x36**



### **Table 59. Register SW2OFF - ADDR 0x37**



### **Table 60. Register SW2MODE - ADDR 0x38**



### <span id="page-61-0"></span>**Table 61. Register SW2CONF - ADDR 0x39**



## **SW2 External Components**

<span id="page-62-0"></span>

<b>Components</b>	<b>Description</b>	<b>Values</b>			
$C_{INSW2}$ <sup>(45)</sup>	SW2 Input capacitor	$4.7 \mu F$			
$C_{IN2HF}$ <sup>(45)</sup>	SW2 Decoupling input capacitor	$0.1 \mu F$			
$C_{OSW2}$ <sup>(45)</sup>	SW2 Output capacitor	$3 \times 22 \mu F$			
$L$ <sub>SW2</sub>	SW2 Inductor	$1.0 \mu H$			
<b>Notes</b>					
Use X5R or X7R capacitors. 45.					

**Table 62. SW2 External Component Recommendations**

## **SW2 Specifications**

### **Table 63. SW2 Electrical Characteristics**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = VIN<sub>SW2</sub> = 3.6 V, V<sub>SW2</sub> = 3.15 V, I<sub>SW2</sub> = 100 mA, SW2\_PWRSTG[2:0] = [111], typical external component values, f<sub>SW2</sub> = 2.0 MHz, unless otherwise noted. Typical values are characterized at V<sub>IN</sub> = VIN<sub>SW2</sub> = 3.6 V, V<sub>SW2</sub> = 3.15 V, I<sub>SW2</sub> = 100 mA, SW2\_PWRSTG[2:0] = [111], and 25 °C, unless otherwise noted.



### **Table 63. SW2 Electrical Characteristics (continued)**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = VIN<sub>SW2</sub> = 3.6 V, V<sub>SW2</sub> = 3.15 V, I<sub>SW2</sub> = 100 mA, SW2\_PWRSTG[2:0] = [111], typical external component values, f<sub>SW2</sub> = 2.0 MHz, unless otherwise noted. Typical values are characterized at V<sub>IN</sub> = VIN<sub>SW2</sub> = 3.6 V, V<sub>SW2</sub> = 3.15 V, I<sub>SW2</sub> = 100 mA, SW2\_PWRSTG[2:0] = [111], and 25 °C, unless otherwise noted.



Notes

<span id="page-63-0"></span>46. When output is set to > 2.6 V the output will follow the input down when  $V_{\text{IN}}$  gets near 2.8 V.

<span id="page-63-1"></span>47. The higher output voltages available depend on the voltage drop in the conduction path as given by the following equation: (VIN<sub>SW2</sub> - V<sub>SW2</sub>) = I<sub>SW2</sub>\* (DCR of Inductor +R<sub>ONSW2P</sub> + PCB trace resistance).



Figure 19. SW2 Efficiency Waveforms:  $V_{\text{IN}}$  = 4.2 V; V<sub>OUT</sub> = 3.0 V; Consumer Version



Figure 20. SW2 Efficiency Waveforms: V<sub>IN</sub> = 4.2 V; V<sub>OUT</sub> = 3.0 V; Extended Industrial Version

# **6.4.4.5 SW3A/B**

SW3A/B are 1.25 to 2.5 A rated buck regulators, depending on the configuration. [Table 30](#page-36-1) describes the available switching modes and [Table 31](#page-36-0) show the actual configuration options for the SW3xMODE[3:0] bits.

SW3A/B can be configured in various phasing schemes, depending on the desired cost/performance trade-offs. The following configurations are available:

- A single phase
- A dual phase
- Independent regulators

The desired configuration is programmed in OTP by using the SW3\_CONFIG[1:0] bits.[Table 64](#page-66-0) shows the options for the SW3CFG[1:0] bits.



### <span id="page-66-0"></span>**Table 64. SW3 Configuration**

## **SW3A/B Single Phase**

In this configuration, SW3ALX and SW3BLX are connected in single phase with a single inductor a shown in [Figure 21](#page-67-0). This configuration reduces cost and component count. Feedback is taken from the SW3AFB pin and the SW3BFB pin must be left open. Although control is from SW3A, registers of both regulators, SW3A and SW3B, must be identically set.



<span id="page-67-0"></span>**Figure 21. SW3A/B Single Phase Block Diagram**

## **SW3A/B Dual Phase**

SW3A/B can be connected in dual phase configuration using one inductor per switching node, as shown in [Figure 22.](#page-68-0) This mode allows a smaller output voltage ripple. Feedback is taken from pin SW3AFB and pin SW3BFB must be left open. Although control is from SW3A, registers of both regulators, SW3A and SW3B, must be identically set. In this configuration, the regulators switch 180 degrees apart.



<span id="page-68-0"></span>**Figure 22. SW3A/B Dual Phase Block Diagram**

## **SW3A - SW3B Independent Outputs**

SW3A and SW3B can be configured as independent outputs as shown in [Figure 23,](#page-69-0) providing flexibility for applications requiring more voltage rails with less current capability. Each output is configured and controlled independently by its respective I<sup>2</sup>C registers as shown in [Table 66.](#page-72-0)



**Figure 23. SW3A/B Independent Output Block Diagram**

## <span id="page-69-0"></span>**SW3A/B Setup and Control Registers**

SW3A/B output voltage is programmable from 0.400 to 3.300 V; however, bit SW3x[6] in register SW3xVOLT is read-only during normal operation. Its value is determined by the default configuration, or may be changed by using the OTP registers. Therefore, once SW3x[6] is set to "0", the output will be limited to the lower output voltages from 0.40 to 1.975 V with 25 mV increments, as determined by bits SW3x[5:0]. Likewise, once bit SW3x[6] is set to "1", the output voltage will be limited to the higher output voltage range from 0.800 to 3.300 V with 50 mV increments, as determined by bits SW3x[5:0].

In order to optimize the performance of the regulator, it is recommended that only voltages from 2.00 to 3.300 V be used in the high range and that that the lower range be used for voltages from 0.400 to 1.975 V.

The output voltage set point is independently programmed for Normal, Standby, and Sleep mode by setting the SW3x[5:0], SW3xSTBY[5:0], and SW3xOFF[5:0] bits respectively; however, the initial state of the SW3x[6] bit will be copied into the SW3xSTBY[6] and SW3xOFF[6] bits. Therefore, the output voltage range will remain the same on all three operating modes. [Table 65](#page-70-0) shows the output voltage coding valid for SW3x.

**Note:** Voltage set points of 0.6 V and below are not supported.



<span id="page-70-0"></span>



### **Table 65. SW3A/B Output Voltage Configuration**

Notes

<span id="page-71-0"></span>48. For voltages less than 2.0 V, only use set points 0 to 63.
[Table 66](#page-72-0) provides a list of registers used to configure and operate SW3A/B. A detailed description on each of these register is provided on [Tables 67](#page-72-1) through [Table 76](#page-74-0).



### <span id="page-72-0"></span>**Table 66. SW3AB Register Summary**

### <span id="page-72-1"></span>**Table 67. Register SW3AVOLT - ADDR 0x3C**



### **Table 68. Register SW3ASTBY - ADDR 0x3D**



### **Table 69. Register SW3AOFF - ADDR 0x3E**



### **Table 70. Register SW3AMODE - ADDR 0x3F**



#### **Table 71. Register SW3ACONF - ADDR 0x40**



### **Table 72. Register SW3BVOLT - ADDR 0x43**







### **Table 74. Register SW3BOFF - ADDR 0x45**



### **Table 75. Register SW3BMODE - ADDR 0x46**



### <span id="page-74-0"></span>**Table 76. Register SW3BCONF - ADDR 0x47**



# **SW3A/B External Components**



#### **Table 77. SW3A/B External Component Requirements**

## <span id="page-75-0"></span>**SW3A/B Specifications**

### **Table 78. SW3A/B Electrical Characteristics**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = VIN<sub>SW3x</sub> = 3.6 V, V<sub>SW3x</sub> = 1.5 V, I<sub>SW3x</sub> = 100 mA, SW3x\_PWRSTG[2:0] = [111], typical external component values, f<sub>SW3x</sub> = 2.0 MHz, single/dual phase and independent mode unless, otherwise noted. Typical values are characterized at  $V_{\sf IN}$  = VIN<sub>SW3x</sub> = 3.6 V, V<sub>SW3x</sub> = 1.5 V, I<sub>SW3x</sub> = 100 mA, SW3x\_PWRSTG[2:0] = [111], and 25 °C, unless otherwise noted.



### **Table 78. SW3A/B Electrical Characteristics (continued)**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = VIN<sub>SW3x</sub> = 3.6 V, V<sub>SW3x</sub> = 1.5 V, I<sub>SW3x</sub> = 100 mA, SW3x\_PWRSTG[2:0] = [111], typical external component values, f<sub>SW3x</sub> = 2.0 MHz, single/dual phase and independent mode unless, otherwise noted. Typical values are characterized at  $V_{IN}$  = VIN<sub>SW3x</sub> = 3.6 V, V<sub>SW3x</sub> = 1.5 V, I<sub>SW3x</sub> = 100 mA, SW3x\_PWRSTG[2:0] = [111], and 25 °C, unless otherwise noted.



### **Table 78. SW3A/B Electrical Characteristics (continued)**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = VIN<sub>SW3x</sub> = 3.6 V, V<sub>SW3x</sub> = 1.5 V, I<sub>SW3x</sub> = 100 mA, SW3x\_PWRSTG[2:0] = [111], typical external component values, f<sub>SW3x</sub> = 2.0 MHz, single/dual phase and independent mode unless, otherwise noted. Typical values are characterized at V<sub>IN</sub> = VIN<sub>SW3x</sub> = 3.6 V, V<sub>SW3x</sub> = 1.5 V, I<sub>SW3x</sub> = 100 mA, SW3x\_PWRSTG[2:0] = [111], and 25 °C, unless otherwise noted.



Notes

<span id="page-77-0"></span>50. When output is set to > 2.6 V the output will follow the input down when  $V_{IN}$  gets near 2.8 V.

<span id="page-77-1"></span>51. The higher output voltages available depend on the voltage drop in the conduction path as given by the following equation:  $(VIN_{SW3x} - V_{SW3x}) = I_{SW3x}$ <sup>\*</sup> (DCR of Inductor  $+R_{ONSW3x}$  + PCB trace resistance).



Figure 24. SW3AB Efficiency Waveforms:  $V_{IN}$  = 4.2 V; V<sub>OUT</sub> = 1.5 V; Consumer Version



**Figure 25. SW3AB Efficiency Waveforms: VIN = 4.2 V; VOUT = 1.5 V; Extended Industrial Version**

# **6.4.4.6 SW4**

SW4 is a 1.0 A rated single phase buck regulator capable of operating in two modes. In its default mode, it operates as a normal buck regulator with a programmable output between 0.400 and 3.300 V. It is capable of operating in the three available switching modes: PFM, APS, and PWM, described on [Table 30](#page-36-0) and configured by the SW4MODE[3:0] bits, as shown in [Table 31](#page-36-1).

If the system requires DDR memory termination, SW4 can be used in its VTT mode. In the VTT mode, its reference voltage will track the output voltage of SW3A, scaled by 0.5. Furthermore, when in VTT mode, only the PWM switching mode is allowed. The VTT mode can be configured by use of VTT bit in the OTP\_SW4\_CONFIG register.

[Figure 26](#page-80-0) shows the block diagram and the external component connections for the SW4 regulator.



**Figure 26. SW4 Block Diagram**

## <span id="page-80-0"></span>**SW4 Setup and Control Registers**

To set the SW4 in regulator or VTT mode, bit VTT of the register OTP\_SW4\_CONF register on [Extended Page 1](#page-125-0), is programmed during OTP or TBB configuration; setting bit VTT to "1" will enable SW4 to operate in VTT mode and "0" in Regulator mode. See [One Time Programmability \(OTP\)](#page-22-0) for detailed information on OTP configuration.

In Regulator mode, the SW4 output voltage is programmable from 0.400 to 3.300 V; however, bit SW4[6] in the SW4VOLT register is read-only during normal operation. Its value is determined by the default configuration, or may be changed by using the OTP registers. Once SW4[6] is set to "0", the output will be limited to the lower output voltages, from 0.400 to 1.975 V with 25 mV increments, as determined by the SW4[5:0] bits. Likewise, once the SW4[6] bit is set to "1", the output voltage will be limited to the higher output voltage range from 0.800 to 3.300 V with 50 mV increments, as determined by the SW4[5:0] bits.

In order to optimize the performance of the regulator, it is recommended that only voltages from 2.000 to 3.300 V be used in the high range and that that the lower range be used for voltages from 0.400 to 1.975 V.

The output voltage set point is independently programmed for Normal, Standby, and Sleep mode by setting the SW4[5:0], SW4STBY[5:0], and SW4OFF[5:0] bits, respectively. However, the initial state of the SW4[6] bit will be copied into bits SW4STBY[6], and SW4OFF[6] bits, so the output voltage range will remain the same on all three operating modes. [Table 79](#page-80-1) shows the output voltage coding valid for SW4.

**Note:** Voltage set points of 0.6 V and below are not supported, except in the VTT mode.

	Low Output Voltage Range <sup>(52)</sup>		<b>High Output Voltage Range</b>			
<b>Set Point</b>	SW4[6:0]	<b>SW4 Output</b>	<b>Set Point</b>	SW4[6:0]	<b>SW4 Output</b>	
0	0000000	0.4000	64	1000000	0.8000	
1	0000001	0.4250	65	1000001	0.8500	
2	0000010	0.4500	66	1000010	0.9000	
3	0000011	0.4750	67	1000011	0.9500	
4	0000100	0.5000	68	1000100	1.0000	
5	0000101	0.5250	69	1000101	1.0500	
6	0000110	0.5500	70	1000110	1.1000	
$\overline{7}$	0000111	0.5750	71	1000111	1.1500	
8	0001000	0.6000	72	1001000	1.2000	
9	0001001	0.6250	73	1001001	1.2500	
10	0001010	0.6500	74	1001010	1.3000	
11	0001011	0.6750	75	1001011	1.3500	

<span id="page-80-1"></span>**Table 79. SW4 Output Voltage Configuration** 



## **Table 79. SW4 Output Voltage Configuration (continued)**

**PF0100**

	Low Output Voltage Range <sup>(52)</sup>		<b>High Output Voltage Range</b>			
<b>Set Point</b>	SW4[6:0]	<b>SW4 Output</b>	<b>Set Point</b>	SW4[6:0]	<b>SW4 Output</b>	
49	0110001	1.6250	113	1110001	3.2500	
50	0110010	1.6500	114	1110010	3.3000	
51	0110011	1.6750	115	1110011	Reserved	
52	0110100	1.7000	116	1110100	Reserved	
53	0110101	1.7250	117	1110101	Reserved	
54	0110110	1.7500	118	1110110	Reserved	
55	0110111	1.7750	119	1110111	Reserved	
56	0111000	1.8000	120	1111000	Reserved	
57	0111001	1.8250	121	1111001	Reserved	
58	0111010	1.8500	122	1111010	Reserved	
59	0111011	1.8750	123	1111011	Reserved	
60	0111100	1.9000	124	1111100	Reserved	
61	0111101	1.9250	125	1111101	Reserved	
62	0111110	1.9500	126	1111110	Reserved	
63	0111111	1.9750	127	1111111	Reserved	

**Table 79. SW4 Output Voltage Configuration (continued)**

Notes

<span id="page-82-0"></span>52. For voltages less than 2.0 V, only use set points 0 to 63.

Full setup and control of SW4 is done through the I<sup>2</sup>C registers listed on [Table 80](#page-82-1), and a detailed description of each one of the registers is provided in [Tables 81](#page-82-2) to [Table 85](#page-83-0).

<span id="page-82-1"></span>



<span id="page-82-2"></span>



### **Table 82. Register SW4STBY - ADDR 0x4B**



### **Table 83. Register SW4OFF - ADDR 0x4C**



### **Table 84. Register SW4MODE - ADDR 0x4D**



#### <span id="page-83-0"></span>**Table 85. Register SW4CONF - ADDR 0x4E**



## **SW4 External Components**

<span id="page-84-0"></span>

#### **Table 86. SW4 External Component Requirements**

## **SW4 Specifications**

Г

#### **Table 87. SW4 Electrical Characteristics**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See [Table 3](#page-4-0)),  $V_{IN}$  = VIN<sub>SW4</sub> = 3.6 V, V<sub>SW4</sub> = 1.8 V, I<sub>SW4</sub> = 100 mA,  $SW4_PWRSTG[2:0] = [101]$ , typical external component values,  $f_{SW4} = 2.0$  MHz, single/dual phase and independent mode unless, otherwise noted. Typical values are characterized at  $V_{IN} = VIN<sub>SWA</sub> = 3.6 V$ ,  $V<sub>SWA</sub> = 1.8 V$ ,  $I<sub>SWA</sub> = 100 mA$ , SW4 PWRSTG[2:0] =  $[101]$ , and 25 °C, unless otherwise noted.



### **Table 87. SW4 Electrical Characteristics (continued)**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = VIN<sub>SW4</sub> = 3.6 V, V<sub>SW4</sub> = 1.8 V, I<sub>SW4</sub> = 100 mA, SW4\_PWRSTG[2:0] = [101], typical external component values, f<sub>SW4</sub> = 2.0 MHz, single/dual phase and independent mode unless, otherwise noted. Typical values are characterized at V<sub>IN</sub> = VIN<sub>SW4</sub> = 3.6 V, V<sub>SW4</sub> = 1.8 V, I<sub>SW4</sub> = 100 mA, SW4\_PWRSTG[2:0] = [101], and 25 °C, unless otherwise noted.



Notes

<span id="page-85-0"></span>54. When output is set to > 2.6 V the output will follow the input down when  $V_{\text{IN}}$  gets near 2.8 V.

<span id="page-85-1"></span>55. The higher output voltages available depend on the voltage drop in the conduction path as given by the following equation:  $(VIN<sub>SWA</sub> - V<sub>SWA</sub>) = I<sub>SWA</sub><sup>*</sup> (DCR of Inductor + R<sub>ONSW4P</sub> + PCB trace resistance).$ 



Figure 27. SW4 Efficiency Waveforms:  $V_{\text{IN}}$  = 4.2 V;  $V_{\text{OUT}}$  = 1.8 V; Consumer Version



Figure 28. SW4 Efficiency Waveforms: V<sub>IN</sub> = 4.2 V; V<sub>OUT</sub> = 1.8 V; Extended Industrial Version

# **6.4.5 Boost Regulator**

SWBST is a boost regulator with a programmable output from 5.0 to 5.15 V. SWBST can supply the VUSB regulator for the USB PHY in OTG mode, as well as the VBUS voltage. Note that the parasitic leakage path for a boost regulator will cause the SWBSTOUT and SWBSTFB voltage to be a Schottky drop below the input voltage whenever SWBST is disabled. The switching NMOS transistor is integrated on-chip. [Figure 29](#page-88-0) shows the block diagram and component connection for the boost regulator.



**Figure 29. Boost Regulator Architecture**

# <span id="page-88-0"></span>**6.4.5.1 SWBST Setup and Control**

Boost regulator control is done through a single register SWBSTCTL described in [Table 88](#page-88-1). SWBST is included in the power-up sequence if its OTP power-up timing bits, SWBST\_SEQ[4:0], are not all zeros.

<span id="page-88-1"></span>**Table 88. Register SWBSTCTL - ADDR 0x66**

<b>Name</b>	Bit #	R/W	<b>Default</b>	<b>Description</b>
SWBST1VOLT	1:0	R/W	0x00	Set the output voltage for SWBST $00 = 5.000 V$ $01 = 5.050 V$ $10 = 5.100 V$ $11 = 5.150 V$
SWBST1MODE	3:2	R.	0x02	Set the Switching mode on Normal operation $00 = OFF$ $01 = PFM$ 10 = Auto (Default) <sup>(56)</sup> $11 = APS$
<b>UNUSED</b>	4		0x00	<b>UNUSED</b>
SWBST1STBYMODE	6:5	R/W	0x02	Set the Switching mode on Standby $00 = OFF$ $01 = PFM$ 10 = Auto (Default) <sup>(56)</sup> $11 = APS$
<b>UNUSED</b>	7		0x00	<b>UNUSED</b>

Notes

<span id="page-88-2"></span>56. In Auto mode, the controller automatically switches between PFM and APS modes depending on the load current. The SWBST regulator starts up by default in the Auto mode if SWBST is part of the startup sequence.

# **6.4.5.2 SWBST External Components**

<span id="page-89-0"></span>

#### **Table 89. SWBST External Component Requirements**

# **6.4.5.3 SWBST Specifications**

### **Table 90. SWBST Electrical Specifications**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = VIN<sub>SWBST</sub> = 3.6 V, V<sub>SWBST</sub> = 5.0 V, I<sub>SWBST</sub> = 100 mA, typical external component values, f<sub>SWBST</sub> = 2.0 MHz, otherwise noted. Typical values are characterized at V<sub>IN</sub> = VIN<sub>SWBST</sub> = 3.6 V,  $\rm{V_{SWBST}}$  = 5.0 V, I $\rm{_{SWBST}}$  = 100 mA, and 25 °C, unless otherwise noted.



**PF0100**

### **Table 90. SWBST Electrical Specifications (continued)**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = VIN<sub>SWBST</sub> = 3.6 V, V<sub>SWBST</sub> = 5.0 V, I<sub>SWBST</sub> = 100 mA, typical external component values, f<sub>SWBST</sub> = 2.0 MHz, otherwise noted. Typical values are characterized at V<sub>IN</sub> = VIN<sub>SWBST</sub> = 3.6 V,  $\rm V_{SWBST}$  = 5.0 V, I $_{SWBST}$  = 100 mA, and 25 °C, unless otherwise noted.



Notes

<span id="page-90-0"></span>58. Only in Auto mode.

# **6.4.6 LDO Regulators Description**

This section describes the LDO regulators provided by the PF0100. All regulators use the main bandgap as reference. Refer to [Bias and References Block Description](#page-26-0) section for further information on the internal reference voltages.

A Low Power mode is automatically activated by reducing bias currents when the load current is less than I\_Lmax/5. However, the lowest bias currents may be attained by forcing the part into its Low Power mode by setting the VGENxLPWR bit. The use of this bit is only recommended when the load is expected to be less than I Lmax/50, otherwise performance may be degraded. When a regulator is disabled, the output will be discharged by an internal pull-down. The pull-down is also activated when RESETBMCU is low.



**Figure 30. General LDO Block Diagram**

# **6.4.6.1 Transient Response Waveforms**

Idealized stimulus and response waveforms for transient line and transient load tests are depicted in [Figure 31](#page-92-0). Note that the transient line and load response refers to the overshoot, or undershoot only, excluding the DC shift.



<span id="page-92-0"></span>

**Figure 31. Transient Waveforms**

# **6.4.6.2 Short-circuit Protection**

All general purpose LDOs have short-circuit protection capability. The Short-circuit Protection (SCP) system includes debounced fault condition detection, regulator shutdown, and processor interrupt generation, to contain failures and minimize the chance of product damage. If a short-circuit condition is detected, the LDO will be disabled by resetting its VGENxEN bit, while at the same time, an interrupt VGENxFAULTI will be generated to flag the fault to the system processor. The VGENxFAULTI interrupt is maskable through the VGENxFAULTM mask bit.

The SCP feature is enabled by setting the REGSCPEN bit. If this bit is not set, the regulators will not automatically be disabled upon a short-circuit detection. However, the current limiter will continue to limit the output current of the regulator. By default, the REGSCPEN is not set; therefore, at start-up none of the regulators will be disabled if an overloaded condition occurs. A fault interrupt, VGENxFAULTI, will be generated in an overload condition regardless of the state of the REGSCPEN bit. See [Table 91](#page-93-1) for SCP behavior configuration.

<span id="page-93-1"></span>



# **6.4.6.3 LDO Regulator Control**

Each LDO is fully controlled through its respective VGENxCTL register. This register enables the user to set the LDO output voltage according to [Table 92](#page-93-0) for VGEN1 and VGEN2; and uses the voltage set point on [Table 93](#page-94-0) for VGEN3 through VGEN6.



### <span id="page-93-0"></span>**Table 92. VGEN1, VGEN2 Output Voltage Configuration**

<b>Set Point</b>	<b>VGENx[3:0]</b>	<b>VGENx Output (V)</b>	
$\mathbf 0$	0000	1.80	
1	0001	1.90	
2	0010	2.00	
3	0011	2.10	
4	0100	2.20	
5	0101	2.30	
6	0110	2.40	
$\overline{7}$	0111	2.50	
8	1000	2.60	
9	1001	2.70	
10	1010	2.80	
11	1011	2.90	
12	1100	3.00	
13	1101	3.10	
14	1110	3.20	
1111 15		3.30	

<span id="page-94-0"></span>**Table 93. VGEN3/ 4/ 5/ 6 Output Voltage Configuration**

Besides the output voltage configuration, the LDOs can be enabled or disabled at anytime during normal mode operation, as well as programmed to stay "ON" or be disabled when the PMIC enters Standby mode. Each regulator has associated I<sup>2</sup>C bits for this. [Table 94](#page-94-2) presents a summary of all valid combinations of the control bits on VGENxCTL register and the expected behavior of the LDO output.

#### <span id="page-94-2"></span>**Table 94. LDO Control**



Notes

<span id="page-94-1"></span>59. STANDBY refers to a Standby event as described earlier.

For more detail information, [Table 95](#page-95-0) through [Table 100](#page-96-0) provide a description of all registers necessary to operate all six general purpose LDO regulators.

<span id="page-95-0"></span>**Table 95. Register VGEN1CTL - ADDR 0x6C**

Name	Bit #	R/W	<b>Default</b>	<b>Description</b>
VGEN1	3:0	R/W	0x80	Sets VGEN1 output voltage. See Table 92 for all possible configurations.
<b>VGEN1EN</b>	4		0x00	Enables or Disables VGEN1 output $0 = OFF$ $1 = ON$
<b>VGEN1STBY</b>	5	R/W	0x00	Set VGEN1 output state when in Standby. Refer to Table 94.
<b>VGEN1LPWR</b>	6	R/W	0x00	Enable Low Power Mode for VGEN1, Refer to Table 94.
<b>UNUSED</b>			0x00	<b>UNUSED</b>

### **Table 96. Register VGEN2CTL - ADDR 0x6D**



## **Table 97. Register VGEN3CTL - ADDR 0x6E**



### **Table 98. Register VGEN4CTL - ADDR 0x6F**



### **Table 99. Register VGEN5CTL - ADDR 0x70**



### <span id="page-96-0"></span>**Table 100. Register VGEN6CTL - ADDR 0x71**



# **6.4.6.4 External Components**

[Table 101](#page-97-0) lists the typical component values for the general purpose LDO regulators.



### <span id="page-97-0"></span>**Table 101. LDO External Components**

# <span id="page-97-1"></span>**6.4.6.5 LDO Specifications**

## **VGEN1**

### **Table 102. VGEN1 Electrical Characteristics**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See [Table 3\)](#page-4-0), V<sub>IN</sub> = 3.6 V, V<sub>IN1</sub> = 3.0 V, V<sub>GEN1</sub>[3:0] = 1111, I<sub>GEN1</sub> = 10 mA, typical external component values, unless otherwise noted. Typical values are characterized at  $V_{IN}$  = 3.6 V,  $_{IN1}$  = 3.0 V,  $V_{GEN1}[3:0] = 1111$ ,  $I_{GEN1} = 10$  mA, and 25 °C, unless otherwise noted.



### **Table 102. VGEN1 Electrical Characteristics (continued)**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = 3.6 V, V<sub>IN1</sub> = 3.0 V, V<sub>GEN1</sub>[3:0] = 1111, I<sub>GEN1</sub> = 10 mA, typical external component values, unless otherwise noted. Typical values are characterized at V<sub>IN</sub> = 3.6 V, <sub>IN1</sub> = 3.0 V,  $\rm V_{GEN1}[3:0]$  = 1111,  $\rm I_{GEN1}$  = 10 mA, and 25 °C, unless otherwise noted.



Notes

<span id="page-98-0"></span>61. The PSRR of the regulators is measured with the perturbing signal at the input of the regulator. The power management IC is supplied separately from the input of the regulator and does not contain the perturbed signal. During measurements, care must be taken not to operate in the dropout region of the regulator under test.

# **VGEN2**

### **Table 103. VGEN2 Electrical Characteristics**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = 3.6 V, V<sub>IN1</sub> = 3.0 V, V<sub>GEN2</sub>[3:0] = 1111, I<sub>GEN2</sub> = 10 mA, typical external component values, unless otherwise noted. Typical values are characterized at V<sub>IN</sub> = 3.6V, V<sub>IN1</sub> = 3.0 V, VGEN2[3:0] = 1111,  $I_{GEN2}$  = 10mA and 25°C, unless otherwise noted.



VGEN2[3:0] = 1000 to 1111

16.5

ñ

ñ

### **Table 103. VGEN2 Electrical Characteristics**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3),</u> V<sub>IN</sub> = 3.6 V, V<sub>IN1</sub> = 3.0 V, V<sub>GEN2</sub>[3:0] = 1111, I<sub>GEN2</sub> = 10 mA, typical external component values, unless otherwise noted. Typical values are characterized at V<sub>IN</sub> = 3.6V, V<sub>IN1</sub> = 3.0 V, VGEN2[3:0] = 1111,  $I_{GEN2}$  = 10mA and 25°C, unless otherwise noted.



Notes

<span id="page-100-0"></span>62. The PSRR of the regulators is measured with the perturbing signal at the input of the regulator. The power management IC is supplied separately from the input of the regulator and does not contain the perturbed signal. During measurements, care must be taken not to operate in the dropout region of the regulator under test.

# **VGEN3**

## **Table 104. VGEN3 Electrical Characteristics**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = 3.6 V, V<sub>IN2</sub> = 3.6 V, V<sub>GEN3</sub>[3:0] = 1111, I<sub>GEN3</sub> = 10 mA, typical external component values, unless otherwise noted. Typical values are characterized at V<sub>IN</sub> = 3.6 V, V<sub>IN2</sub> = 3.6 V,  $V_{GEN3}[3:0] = 1111$ ,  $I_{GEN3} = 10$  mA, and 25 °C, unless otherwise noted.



### **Table 104. VGEN3 Electrical Characteristics (continued)**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = 3.6 V, V<sub>IN2</sub> = 3.6 V, V<sub>GEN3</sub>[3:0] = 1111, I<sub>GEN3</sub> = 10 mA, typical external component values, unless otherwise noted. Typical values are characterized at V<sub>IN</sub> = 3.6 V, V<sub>IN2</sub> = 3.6 V,  $\rm V_{GEN3}[3:0]$  = 1111, I<sub>GEN3</sub> = 10 mA, and 25 °C, unless otherwise noted.



Notes

<span id="page-102-0"></span>63. When the LDO Output voltage is set above 2.6 V, the minimum allowed input voltage needs to be at least the output voltage plus 0.25 V, for proper regulation due to the dropout voltage generated through the internal LDO transistor.

<span id="page-102-1"></span>64. The PSRR of the regulators is measured with the perturbing signal at the input of the regulator. The power management IC is supplied separately from the input of the regulator and does not contain the perturbed signal. During measurements, care must be taken not to operate in the dropout region of the regulator under test. VIN2<sub>MIN</sub> refers to the minimum allowed input voltage for a particular output voltage.

## **VGEN4**

## **Table 105. VGEN4 Electrical Characteristics**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = 3.6 V, V<sub>IN2</sub> = 3.6 V, V<sub>GEN4</sub>[3:0] = 1111, I<sub>GEN4</sub> = 10 mA, typical external component values, unless otherwise noted. Typical values are characterized at V<sub>IN</sub> = 3.6 V, V<sub>IN2</sub> = 3.6 V,  $V_{GEN4}[3:0] = 1111$ ,  $I_{GEN4} = 10$  mA, and 25 °C, unless otherwise noted.



### **Table 105. VGEN4 Electrical Characteristics (continued)**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = 3.6 V, V<sub>IN2</sub> = 3.6 V, V<sub>GEN4</sub>[3:0] = 1111, I<sub>GEN4</sub> = 10 mA, typical external component values, unless otherwise noted. Typical values are characterized at V<sub>IN</sub> = 3.6 V, V<sub>IN2</sub> = 3.6 V,  $\rm V_{GEN4}[3:0]$  = 1111, I<sub>GEN4</sub> = 10 mA, and 25 °C, unless otherwise noted.



Notes

<span id="page-104-1"></span>65. When the LDO Output voltage is set above 2.6 V the minimum allowed input voltage need to be at least the output voltage plus 0.25 V for proper regulation due to the dropout voltage generated through the internal LDO transistor.

<span id="page-104-0"></span>66. The PSRR of the regulators is measured with the perturbing signal at the input of the regulator. The power management IC is supplied separately from the input of the regulator and does not contain the perturbed signal. During measurements, care must be taken not to operate in the dropout region of the regulator under test. VIN2<sub>MIN</sub> refers to the minimum allowed input voltage for a particular output voltage.

# **VGEN5**

## **Table 106. VGEN5 Electrical Characteristics**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = 3.6 V, V<sub>IN3</sub> = 3.6 V, V<sub>GEN5</sub>[3:0] = 1111, I<sub>GEN5</sub> = 10 mA, typical external component values, unless otherwise noted. Typical values are characterized at V<sub>IN</sub> = 3.6 V, VIN3 = 3.6 V,  $V_{GEN5}[3:0] = 1111$ ,  $I_{GEN5} = 10$  mA, and 25 °C, unless otherwise noted.



### **Table 106. VGEN5 Electrical Characteristics (continued)**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = 3.6 V, V<sub>IN3</sub> = 3.6 V, V<sub>GEN5</sub>[3:0] = 1111, I<sub>GEN5</sub> = 10 mA, typical external component values, unless otherwise noted. Typical values are characterized at V<sub>IN</sub> = 3.6 V, VIN3 = 3.6 V,  $\rm V_{GEN5}[3:0]$  = 1111, I<sub>GEN5</sub> = 10 mA, and 25 °C, unless otherwise noted.



Notes

<span id="page-106-0"></span>67. When the LDO Output voltage is set above 2.6 V the minimum allowed input voltage need to be at least the output voltage plus 0.25 V for proper regulation due to the dropout voltage generated through the internal LDO transistor.

<span id="page-106-1"></span>68. The PSRR of the regulators is measured with the perturbing signal at the input of the regulator. The power management IC is supplied separately from the input of the regulator and does not contain the perturbed signal. During measurements, care must be taken not to operate in the dropout region of the regulator under test. VIN3<sub>MIN</sub> refers to the minimum allowed input voltage for a particular output voltage.

## **VGEN6**

## **Table 107. VGEN6 Electrical Characteristics**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3),</u> V<sub>IN</sub> = 3.6 V, V<sub>IN3</sub> = 3.6 V, V<sub>GEN6</sub>[3:0] = 1111, I<sub>GEN6</sub> = 10 mA, typical external component values, unless otherwise noted. Typical values are characterized at V<sub>IN</sub> = 3.6 V, V<sub>IN3</sub> = 3.6 V,  $V_{GEN6}[3:0] = 1111$ ,  $I_{GEN6} = 10$  mA, and 25 °C, unless otherwise noted.


#### **Table 107. VGEN6 Electrical Characteristics (continued)**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See Table 3), V<sub>IN</sub> = 3.6 V, V<sub>IN3</sub> = 3.6 V, V<sub>GEN6</sub>[3:0] = 1111, I<sub>GEN6</sub> = 10 mA, typical external component values, unless otherwise noted. Typical values are characterized at  $V_{IN}$  = 3.6 V, V<sub>IN3</sub> = 3.6 V,  $V_{\text{GEN6}}[3:0] = 1111$ ,  $I_{\text{GEN6}} = 10$  mA, and 25 °C, unless otherwise noted.



**Notes** 

69. When the LDO Output voltage is set above 2.6 V the minimum allowed input voltage need to be at least the output voltage plus 0.25 V for proper regulation due to the dropout voltage generated through the internal LDO transistor.

70. The PSRR of the regulators is measured with the perturbing signal at the input of the regulator. The power management IC is supplied separately from the input of the regulator and does not contain the perturbed signal. During measurements, care must be taken not to operate in the dropout region of the regulator under test. VIN3<sub>MIN</sub> refers to the minimum allowed input voltage for a particular output voltage.

### **6.4.7 VSNVS LDO/Switch**

VSNVS powers the low power, SNVS/RTC domain on the processor. It derives its power from either VIN, or coin cell, and cannot be disabled. When powered by both, VIN takes precedence when above the appropriate comparator threshold. When powered by VIN, VSNVS is an LDO capable of supplying seven voltages: 3.0, 1.8, 1.5, 1.3, 1.2, 1.1, and 1.0 V. The bits VSNVSVOLT[2:0] in register VSNVS CONTROL determine the output voltage. When powered by coin cell, VSNVS is an LDO capable of supplying 1.8, 1.5, 1.3, 1.2, 1.1, or 1.0 V as shown in [Table 108.](#page-109-0) If the 3.0 V option is chosen with the coin cell, VSNVS tracks the coin cell voltage by means of a switch, whose maximum resistance is 100  $\Omega$ . In this case, the VSNVS voltage is simply the coin cell voltage minus the voltage drop across the switch, which is 40 mV at a rated maximum load current of 400  $\mu$ A.

The default setting of the VSNVSVOLT[2:0] is 110, or 3.0 V, unless programmed otherwise in OTP. However, when the coin cell is applied for the very first time, VSNVS will output 1.0 V. Only when VIN is applied thereafter will VSNVS transition to its default, or programmed value if different. Upon subsequent removal of VIN, with the coin cell attached, VSNVS will change configuration from an LDO to a switch for the "110" setting, and will remain as an LDO for the other settings, continuing to output the same voltages as when VIN is applied, providing certain conditions are met as described in [Table 108.](#page-109-0)



**Figure 32. VSNVS Supply Switch Architecture**

[Table 108](#page-109-0) provides a summary of the VSNVS operation at different input voltage VIN and with or without coin cell connected to the system.

<b>VSNVSVOLT[2:0]</b>	<b>VIN</b>	<b>MODE</b>
110	$>$ VTH1	VIN LDO 3.0 V
110	$<$ VTL1	Coin cell switch
$000 - 101$	$>$ VTH $0$	<b>VIN LDO</b>
$000 - 101$	$<$ VTL0	Coin cell LDO

<span id="page-109-0"></span>**Table 108. VSNVS Modes of Operation**

### **VSNVS Control**

The VSNVS output level is configured through the VSNVSVOLT[2:0]bits on VSNVSCTL register as shown in table [Table 109.](#page-109-1)

<span id="page-109-1"></span>**Table 109. Register VSNVSCTL - ADDR 0x6B**

Name	Bit #	R/W	<b>Default</b>	<b>Description</b>
<b>VSNVSVOLT</b>	2:0	R/W	0x80	Configures VSNVS output voltage (71) $000 = 1.0 V$ $001 = 1.1 V$ $010 = 1.2 V$ $011 = 1.3 V$ $100 = 1.5 V$ $101 = 1.8 V$ $110 = 3.0 V$ $111 = RSVD$
<b>UNUSED</b>	7:3		0x00	<b>UNUSED</b>

Notes

<span id="page-109-2"></span>71. Only valid when a valid input voltage is present.

#### **VSNVS External Components**

#### **Table 110. VSNVS External Components**



### **VSNVS Specifications**

#### **Table 111. VSNVS Electrical Characteristics**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = 3.6 V, V<sub>SNVS</sub> = 3.0 V, I<sub>SNVS</sub> = 5.0 μA, typical external component values, unless otherwise noted. Typical values are characterized at V<sub>IN</sub> = 3.6 V, V<sub>SNVS</sub> = 3.0 V, I<sub>SNVS</sub> = 5.0 µA, and 25 °C, unless otherwise noted.



#### **Table 111. VSNVS Electrical Characteristics (continued)**

All parameters are specified at T<sub>MIN</sub> to T<sub>MAX</sub> (See <u>Table 3</u>), V<sub>IN</sub> = 3.6 V, V<sub>SNVS</sub> = 3.0 V, I<sub>SNVS</sub> = 5.0 μA, typical external component values, unless otherwise noted. Typical values are characterized at V<sub>IN</sub> = 3.6 V, V<sub>SNVS</sub> = 3.0 V, I<sub>SNVS</sub> = 5.0 µA, and 25 °C, unless otherwise noted.





Notes

<span id="page-111-0"></span>72. For 1.8 V  $I_{SNVS}$  limited to 100  $\mu$ A for V<sub>COIN</sub> < 2.1 V

<span id="page-111-2"></span>73. The start-up of VSNVS is not monotonic. It first rises to 1.0 V and then settles to its programmed value within the specified tr<sub>1</sub> time.

<span id="page-111-3"></span>74. From coin cell insertion to VSNVS =1.0 V, the delay time is typically 400 ms.

<span id="page-111-1"></span>75. During crossover from VIN to LICELL, the VSNVS output voltage may drop to 2.7 V before going to the LICELL voltage. Though this is outside the specified DC voltage level for the VDD\_SNVS\_IN pin of the i.MX 6, this momentary drop does not cause any malfunction. The i.MX 6ís RTC continues to operate through the transition, and as a worst case it may switch to the internal RC oscillator for a few clock cycles before switching back to the external crystal oscillator.

### **6.4.7.1 Coin Cell Battery Backup**

The LICELL pin provides for a connection of a coin cell backup battery or a "super" capacitor. If the voltage at VIN goes below the V<sub>IN</sub> threshold (V<sub>TL1</sub> and V<sub>TL0</sub>), contact-bounced, or removed, the coin cell maintained logic will be powered by the voltage applied to LICELL. The supply for internal logic and the VSNVS rail will switch over to the LICELL pin when VIN goes below VTL1 or VTL0, even in the absence of a voltage at the LICELL pin, resulting in clearing of memory and turning off of VSNVS. When system operation below VTL1 is required, for systems not utilizing a coin cell, connect the LICELL pin to any system voltage between 1.8 and 3.0 V.

A small capacitor should be placed from LICELL to ground under all circumstances.

### **Coin Cell Charger Control**

The coin cell charger circuit will function as a current-limited voltage source, resulting in the CC/CV taper characteristic typically used for rechargeable Lithium-Ion batteries. The coin cell charger is enabled via the COINCHEN bit while the coin cell voltage is programmable through the VCOIN[2:0] bits on register COINCTL on [Table 113](#page-112-0). The coin cell charger voltage is programmable. In the ON state, the charger current is fixed at ICOINHI. In Sleep and Standby modes, the charger current is reduced to a typical 10 µA. In the OFF state, coin cell charging is not available as the main battery could be depleted unnecessarily. The coin cell charging will be stopped when  $V_{\text{IN}}$  is below UVDET.

<b>VCOIN[2:0]</b>	$V_{COIN} (V)^{(76)}$
000	2.50
001	2.70
010	2.80
011	2.90
100	3.00
101	3.10
110	3.20
111	3.30

<span id="page-112-2"></span>**Table 112. Coin Cell Charger Voltage**

Notes

<span id="page-112-1"></span>76. Coin cell voltages selected based on the type of LICELL used on the system.

<span id="page-112-0"></span>**Table 113. Register COINCTL - ADDR 0x1A**

Name	Bit #	R/W	<b>Default</b>	<b>Description</b>
<b>VCOIN</b>	2:0	R/W	0x00	Coin cell charger output voltage selection. See Table 112 for all options selectable through these bits.
<b>COINCHEN</b>	3	R/W	0x00	Enable or disable the Coin cell charger
<b>UNUSED</b>	7:4		0x00	<b>UNUSED</b>

### **External Components**

#### **Table 114. Coin Cell Charger External Components**



### **Coin Cell Specifications**

**Table 115. Coin Cell Charger Specifications**



## **6.5 Control Interface I2C Block Description**

The PF0100 contains an  $I^2C$  interface port which allows access by a processor, or any  $I^2C$  master, to the register set. Via these registers the resources of the IC can be controlled. The registers also provide status information about how the IC is operating. The SCL and SDA lines should be routed away from noisy signals and planes to minimize noise pick up. To prevent reflections in the SCL and SDA traces from creating false pulses, the rise and fall times of the SCL and SDA signals must be greater than 20 ns. This can be accomplished by reducing the drive strength of the I<sup>2</sup>C master via software. The i.MX6 I<sup>2</sup>C driver defaults to a 40 ohm drive strength. It is recommended to use a drive strength of 80 ohm or higher to increase the edge times. Alternatively, this can be accomplished by using small capacitors from SCL and SDA to ground. For example, use 5.1 pF capacitors from SCL and SDA to ground for bus pull-up resistors of 4.8 kohm.

#### **6.5.1 I <sup>2</sup>C Device ID**

I<sup>2</sup>C interface protocol requires a device ID for addressing the target IC on a multi-device bus. To allow flexibility in addressing for bus conflict avoidance, fuse programmability is provided to allow configuration for the lower 3 address LSB(s). Refer to [One Time](#page-22-0)  [Programmability \(OTP\)](#page-22-0) for more details. This product supports 7-bit addressing only; support is not provided for 10-bit or general call addressing. Note, when the TBB bits for the  $I<sup>2</sup>C$  slave address are written, the next access to the chip, must then use the new slave address; these bits take affect right away.

## **6.5.2 I2C Operation**

The  $I<sup>2</sup>C$  mode of the interface is implemented generally following the Fast mode definition which supports up to 400 kbits/s operation (exceptions to the standard are noted to be 7-bit only addressing and no support for General Call addressing.) Timing diagrams, electrical specifications, and further details can be found in the  $I<sup>2</sup>C$  specification, which is available for download at:

http://www.nxp.com/acrobat\_download/literature/9398/39340011.pdf

<sup>12</sup>C read operations are also performed in byte increments separated by an ACK. Read operations also begin with the MSB and each byte will be sent out unless a STOP command or NACK is received prior to completion.

The following examples show how to write and read data to and from the IC. The host initiates and terminates all communication. The host sends a master command packet after driving the start condition. The device will respond to the host if the master command packet contains the corresponding slave address. In the following examples, the device is shown always responding with an ACK to transmissions from the host. If at any time a NACK is received, the host should terminate the current transaction and retry the transaction.





#### **PF0100**



**Figure 34. I2C Read Example**

### **6.5.3 Interrupt Handling**

The system is informed about important events based on interrupts. Unmasked interrupt events are signaled to the processor by driving the INTB pin low.

Each interrupt is latched so that even if the interrupt source becomes inactive, the interrupt will remain set until cleared. Each interrupt can be cleared by writing a "1" to the appropriate bit in the Interrupt Status register; this will also cause the INTB pin to go high. If there are multiple interrupt bits set the INTB pin will remain low until all are either masked or cleared. If a new interrupt occurs while the processor clears an existing interrupt bit, the INTB pin will remain low.

Each interrupt can be masked by setting the corresponding mask bit to a 1. As a result, when a masked interrupt bit goes high, the INTB pin will not go low. A masked interrupt can still be read from the Interrupt Status register. This gives the processor the option of polling for status from the IC. The IC powers up with all interrupts masked, so the processor must initially poll the device to determine if any interrupts are active. Alternatively, the processor can unmask the interrupt bits of interest. If a masked interrupt bit was already high, the INTB pin will go low after unmasking.

The sense registers contain status and input sense bits so the system processor can poll the current state of interrupt sources. They are read only, and not latched or clearable.

Interrupts generated by external events are debounced; therefore, the event needs to be stable throughout the debounce period before an interrupt is generated. Nominal debounce periods for each event are documented in the INT summary [Table 116](#page-114-0) . Due to the asynchronous nature of the debounce timer, the effective debounce time can vary slightly.

### **6.5.4 Interrupt Bit Summary**

[Table 116](#page-114-0) summarizes all interrupt, mask, and sense bits associated with INTB control. For more detailed behavioral descriptions, refer to the related chapters.

Interrupt	Mask	<b>Sense</b>	<b>Purpose</b>	<b>Trigger</b>	Debounce Time (ms)
LOWVINI	<b>LOWVINM</b>	<b>LOWVINS</b>	Low Input Voltage Detect Sense is 1 if below 2.80 V threshold	H to L	$3.9^{(77)}$
<b>PWRONI</b>	<b>PWRONM</b>	<b>PWRONS</b>	Power on button event	H to L	$31.25^{(77)}$
			Sense is 1 if PWRON is high.	L to H	31.25
THERM110	THERM110M	THERM110S	Thermal 110 °C threshold Sense is 1 if above threshold	Dual	3.9
THERM120	THERM120M	THERM120S	Thermal 120 °C threshold Sense is 1 if above threshold	Dual	3.9
THERM125	THERM125M	THERM125S	Thermal 125 °C threshold Sense is 1 if above threshold	Dual	3.9
THERM130	THERM130M	THERM130S	Thermal 130 °C threshold Sense is 1 if above threshold	Dual	3.9
SW1AFAULTI	SW1AFAULTM	SW1AFAULTS	Regulator 1A over-current limit Sense is 1 if above current limit	L to H	8.0

<span id="page-114-0"></span>**Table 116. Interrupt, Mask and Sense Bits** 





Notes

<span id="page-115-0"></span>77. Debounce timing for the falling edge can be extended with PWRONDBNC[1:0].

A full description of all interrupt, mask, and sense registers is provided in **[Tables 117](#page-115-1)** to [128.](#page-119-0)

<span id="page-115-1"></span>**Table 117. Register INTSTAT0 - ADDR 0x05**

Name	Bit #	R/W	<b>Default</b>	<b>Description</b>
<b>PWRONI</b>	$\Omega$	R/W1C	0	Power on interrupt bit
<b>LOWVINI</b>	1	R/M1C	0	Low-voltage interrupt bit
THERM110I	2	R/M1C	0	110 °C Thermal interrupt bit
THERM120I	3	R/M1C	0	120 °C Thermal interrupt bit
THERM125I	4	R/M1C	$\Omega$	125 °C Thermal interrupt bit
THERM130I	5	R/M1C	0	130 °C Thermal interrupt bit
<b>UNUSED</b>	7:6		00	Unused

#### **PF0100**



#### **Table 118. Register INTMASK0 - ADDR 0x06**

#### **Table 119. Register INTSENSE0 - ADDR 0x07**



#### **Table 120. Register INTSTAT1 - ADDR 0x08**







#### **Table 121. Register INTMASK1 - ADDR 0x09**



#### **Table 122. Register INTSENSE1 - ADDR 0x0A**



#### **Table 123. Register INTSTAT3 - ADDR 0x0E**



#### **Table 124. Register INTMASK3 - ADDR 0x0F**



#### **Table 125. Register INTSENSE3 - ADDR 0x10**



#### **Table 126. Register INTSTAT4 - ADDR 0x11**



#### **Table 127. Register INTMASK4 - ADDR 0x12**



Name	Bit#	R/W	<b>Default</b>	<b>Description</b>
<b>VGEN1FAULTS</b>	$\Omega$	R	$\Omega$	VGEN1 Over-current sense bit $0 =$ Normal operation $1 =$ Above current limit
<b>VGEN2FAULTS</b>	1	R	$\Omega$	VGEN2 Over-current sense bit $0 =$ Normal operation $1 =$ Above current limit
<b>VGEN3FAULTS</b>	$\mathfrak{p}$	R	$\Omega$	VGEN3 Over-current sense bit $0 =$ Normal operation $1 =$ Above current limit
<b>VGEN4FAULTS</b>	3	R	$\Omega$	VGEN4 Over-current sense bit $0 =$ Normal operation $1 =$ Above current limit
<b>VGEN5FAULTS</b>	$\overline{\mathbf{4}}$	R	$\Omega$	VGEN5 Over-current sense bit $0 =$ Normal operation $1 =$ Above current limit
<b>VGEN6FAULTS</b>	5	R	$\Omega$	VGEN6 Over-current sense bit $0 =$ Normal operation $1 =$ Above current limit
<b>UNUSED</b>	7:6		00	Unused

<span id="page-119-0"></span>**Table 128. Register INTSENSE4 - ADDR 0x13**

### **6.5.5 Specific Registers**

### **6.5.5.1 IC and Version Identification**

The IC and other version details can be read via identification bits. These are hard-wired on chip and described in [Tables 129](#page-119-1) to [131](#page-120-0).

<span id="page-119-1"></span>**Table 129. Register DEVICEID - ADDR 0x00**

Name	Bit #	R/W	<b>Default</b>	<b>Description</b>
<b>DEVICEID</b>	3:0	R	0x00	Die version. $0000 = PP0100$
<b>UNUSED</b>	7:4		0x01	Unused







<span id="page-120-0"></span>**Table 131. Register FABID - ADDR 0x04**

There are four register banks of general purpose embedded memory to store critical data. The data written to MEMA[7:0], MEMB[7:0], MEMC[7:0], and MEMD[7:0] is maintained by the coin cell when the main battery is deeply discharged, removed, or contact-bounced. The contents of the embedded memory are reset by COINPORB. The banks can be used for any system need for bit retention with coin cell backup.

**Name Bit # R/W Default Description**

FIN 1:0 R 0x00 Allows for characterizing different options within

FAB <br> 3:2 R | 0x00 Represents the wafer manufacturing facility

the same reticule

#### **Table 132. Register MEMA ADDR 0x1C**



#### **Table 133. Register MEMB ADDR 0x1D**



#### **Table 134. Register MEMC ADDR 0x1E**



#### **Table 135. Register MEMD ADDR 0x1F**



## **6.5.6 Register Bitmap**

The register map is comprised of thirty-two pages, and its address and data fields are each eight bits wide. Only the first two pages can be accessed. On each page, registers 0 to 0x7F are referred to as *'functional'*, and registers 0x80 to 0xFF as *'extended'*. On each page, the functional registers are the same, but the extended registers are different. To access registers on [Extended Page 1](#page-125-0), one must first write 0x01 to the page register at address 0x7F, and to access registers [Extended Page 2,](#page-129-0) one must first write 0x02 to the page register at address 0x7F. To access the [Functional Page](#page-121-0) from one of the extended pages, no write to the page register is necessary.

Registers that are missing in the sequence are reserved; reading from them will return a value 0x00, and writing to them will have no effect.

The contents of all registers are given in the tables defined in this chapter; each table is structure as follows:

**Name:** Name of the bit.

**Bit #:** The bit location in the register (7-0)

**R/W:** Read / Write access and control

- R is read-only access
- R/W is read and write access
- RW1C is read and write access with write 1 to clear

**Reset:** Reset signals are color coded based on the following legend.



**Default:** The value after reset, as noted in the Default column of the memory map.

- Fixed defaults are explicitly declared as 0 or 1.
- \* "X" corresponds to Read / Write bits that are initialized at start-up, based on the OTP fuse settings or default if VDDOTP = 1.5 V. Bits are subsequently  $I^2C$  modifiable, when their reset has been released. "X" may also refer to bits that may have other dependencies. For example, some bits may depend on the version of the IC, or a value from an analog block, for instance the sense bits for the interrupts.

### **6.5.6.1 Register map**

<span id="page-121-0"></span>**Table 136. Functional Page** 



**PF0100**

#### **Table 136. Functional Page (continued)**



#### **Table 136. Functional Page (continued)**

l.



#### **PF0100**

#### **Table 136. Functional Page (continued)**







#### <span id="page-125-0"></span>**Table 137. Extended Page 1**



#### **PF0100**

#### **Table 137. Extended Page 1 (continued)**







#### **Table 137. Extended Page 1 (continued)**



Notes

<span id="page-128-0"></span>78. In the MMPF0100 FUSE\_POR1, FUSE\_POR2, and FUSE\_POR3 are XORíed into the FUSE\_POR\_XOR bit. The FUSE\_POR\_XOR has to be 1 for fuses to be loaded. This can be achieved by setting any one or all of the FUSE\_PORx bits. In MMPF0100A, the XOR function is removed. It is required to set all of the FUSE\_PORx bits to be able to load the fuses.





#### <span id="page-129-0"></span>**Table 138. Extended Page 2**



#### **Table 138. Extended Page 2 (continued)**







Notes

<span id="page-131-0"></span>79. Do not write in reserved registers.

# **7 Typical Applications**

## **7.1 Introduction**

[Figure 35](#page-132-0) provides a typical application diagram of the PF0100 PMIC together with its functional components. For details on component references and additional components such as filters, refer to the individual sections.

## **7.1.1 Application Diagram**



<span id="page-132-0"></span>**Figure 35. Typical Application Schematic**

## **7.1.2 Bill of Material**

The following table provides a complete list of the recommended components on a full featured system using the PF0100 Device for -40 °C to 85 °C applications. Components are provided with an example part number; equivalent components may be used.

**Table 139. Bill of Material -40 °C to 85 °C Applications [\(80\)](#page-134-0)**

Value	Qty	<b>Description</b>	Part#	<b>Manufacturer</b>	Component/Pin			
<b>PMIC</b>								
	1	Power management IC	MMPF0100	Freescale				
		BUCK, SW1AB - (0.300-1.875 V), 2.5 A						
1.0 $\mu$ H	1	$2.5 \times 2 \times 1.2$ $I_{\text{SAT}}$ = 3.4 A for 10% drop, $\overrightarrow{DCR}_{MAX}$ = 49 m $\Omega$	DFE252012R-H-1R0M	TOKO INC.	Output Inductor			
$22 \mu H$	4	10 V X5R 0603	GRM188R61A226ME15	Murata	Output capacitance			
$4.7 \mu F$	$\overline{\mathbf{c}}$	10 V X5R 0402	GRM155R61A475MEAA	Murata	Input capacitance			
$0.1 \mu F$	1	10 V X5R 0201	GRM033R61A104ME84	Murata	Input capacitance			
		BUCK, SW1C - (0.300-1.875 V), 2.0 A						
1.0 $\mu$ H	1	$2.5 \times 2 \times 1.2$ $I_{\text{SAT}}$ = 3.0 A for 10% drop, $\rm{DCR}_{MAX}$ = 59 m $\Omega$	DFE252012C-1R0M	TOKO INC.	Output Inductor			
$22 \mu F$	3	10 V X5R 0603	GRM188R61A226ME15	Murata	Output capacitance			
$4.7 \mu F$	1	10 V X5R 0402	GRM155R61A475MEAA	Murata	Input capacitance			
$0.1 \mu F$	1	10 V X5R 0201	GRM033R61A104ME84	Murata	Input capacitance			
		BUCK, SW2 - (0.400-3.300 V), 2.0 A						
$1.0 \mu H$	1	$2.5 \times 2 \times 1.2$ $I_{\text{SAT}}$ = 3.0 A for 10% drop, $\overline{DCR}_{MAX}$ = 59 m $\Omega$	DFE252012C-1R0M	TOKO INC.	Output Inductor			
$22 \mu F$	3	10 V X5R 0603	GRM188R61A226ME15	Murata	Output capacitance			
$4.7 \mu F$	1	10 V X5R 0402	GRM155R61A475MEAA	Murata	Input capacitance			
$0.1 \mu F$	$\mathbf{1}$	10 V X5R 0201	GRM033R61A104ME84	Murata	Input capacitance			
		BUCK, SW3AB - (0.400-3.300 V), 2.5 A						
1.0 $\mu$ H	1	$2.5 \times 2 \times 1.2$ $I_{\text{SAT}}$ = 3.4 A for 10% drop, $\overline{DCR}_{MAX}$ = 49 m $\Omega$	DFE252012R-1R0M	TOKO INC.	Output Inductor			
$22 \mu F$	3	10 V X5R 0603	GRM188R61A226ME15	Murata	Output capacitance			
$4.7 \mu F$	2	10 V X5R 0402	GRM155R61A475MEAA	Murata	Input capacitance			
$0.1 \mu F$	$\mathbf{1}$	10 V X5R 0201	GRM033R61A104ME84	Murata	Input capacitance			
BUCK, SW4 - (0.400-3.300V), 1.0 A								
1.0 $\mu$ H	1	$2 \times 1.6 \times 0.9$ $I_{\text{SAT}}$ = 2.0 A for 30% drop, $\overline{DCR}_{MAX}$ = 80 m $\Omega$	LQM2MPN1R0MGH	Murata	Output Inductor			
$22 \mu F$	3	10 V X5R 0603	GRM188R61A226ME15	Murata	Output capacitance			
$4.7 \mu F$	$\boldsymbol{2}$	10 V X5R 0402	GRM155R61A475MEAA	Murata	Input capacitance			
$0.1 \mu F$	$\mathbf{1}$	10 V X5R 0201	GRM033R61A104ME84	Murata	Input capacitance			





Notes

<span id="page-134-0"></span>80. Freescale does not assume liability, endorse, or warrant components from external manufacturers that are referenced in circuit drawings or tables. While Freescale offers component recommendations in this configuration, it is the customerís responsibility to validate their application.

The following table provides a complete list of the recommended components on a full featured system using the PF0100 Device for -40 °C to 105 °C applications. Components are provided with an example part number; equivalent components may be used.









Notes

<span id="page-136-0"></span>81. Freescale does not assume liability, endorse, or warrant components from external manufacturers that are referenced in circuit drawings or tables. While Freescale offers component recommendations in this configuration, it is the customerís responsibility to validate their application.

## **7.2 PF0100 Layout Guidelines**

### **7.2.1 General Board Recommendations**

- 1. It is recommended to use an eight layer board stack-up arranged as follows:
	- High current signal
	- $\cdot$  GND
	- Signal
	- Power
	- Power
	- Signal
	- $\cdot$  GND
	- High current signal
- 2. Allocate TOP and BOTTOM PCB Layers for POWER ROUTING (high current signals), copper-pour the unused area.
- 3. Use internal layers sandwiched between two GND planes for the SIGNAL routing.

## **7.2.2 Component Placement**

It is desirable to keep all component related to the power stage as close to the PMIC as possible, specially decoupling input and output capacitors.

### **7.2.3 General Routing Requirements**

- 1. Some recommended things to keep in mind for manufacturability:
	- Via in pads require a 4.5 mil minimum annular ring. Pad must be 9.0 mils larger than the hole
	- Maximum copper thickness for lines less than 5.0 mils wide is 0.6 oz copper
	- Minimum allowed spacing between line and hole pad is 3.5 mils
	- Minimum allowed spacing between line and line is 3.0 mils
- 2. Care must be taken with SWxFB pins traces. These signals are susceptible to noise and must be routed far away from power, clock, or high power signals, like the ones on the SWxIN, SWx, SWxLX, SWBSTIN, SWBST, and SWBSTLX pins. They could be also shielded.
- 3. Shield feedback traces of the regulators and keep them as short as possible (trace them on the bottom so the ground and power planes shield these traces).
- 4. Avoid coupling traces between important signal/low noise supplies (like REFCORE, VCORE, VCOREDIG) from any switching node (i.e. SW1ALX, SW1BLX, SW1CLX, SW2LX, SW3ALX, SW3BLX, SW4LX, and SWBSTLX).
- 5. Make sure that all components related to a specific block are referenced to the corresponding ground.

### **7.2.4 Parallel Routing Requirements**

#### 1.  $I^2C$  signal routing

• CLK is the fastest signal of the system, so it must be given special care.

• To avoid contamination of these delicate signals by nearby high power or high frequency signals, it is a good practice to shield them with ground planes placed on adjacent layers. Make sure the ground plane is uniform throughout the whole signal trace length.



**Figure 36. Recommended Shielding for Critical Signals**

• These signals can be placed on an outer layer of the board to reduce their capacitance with respect to the ground plane.

• Care must be taken with these signals not to contaminate analog signals, as they are high frequency signals. Another good practice is to trace them perpendicularly on different layers, so there is a minimum area of proximity between signals.

### **7.2.5 Switching Regulator Layout Recommendations**

- 1. Per design, the switching regulators in PF0100 are designed to operate with only one input bulk capacitor. However, it is recommended to add a high frequency filter input capacitor (CIN \, hf), to filter out any noise at the regulator input. This capacitor should be in the range of 100 nF and should be placed right next to or under the IC, closest to the IC pins.
- 2. Make high-current ripple traces low-inductance (short, high W/L ratio).
- 3. Make high-current traces wide or copper islands.
- 4. Make high-current traces symetrical for dual-phase regulators (SW1, SW3).



**Figure 37. Generic Buck Regulator Architecture**



**Figure 38. Layout Example for Buck Regulators**

## **7.3 Thermal Information**

### **7.3.1 Rating Data**

The thermal rating data of the packages has been simulated with the results listed in **Table 6.** 

Junction to Ambient Thermal Resistance Nomenclature: the JEDEC specification reserves the symbol R<sub>θJA</sub> or θJA (Theta-JA) strictly for junction-to-ambient thermal resistance on a 1s test board in natural convection environment. R<sub>θJMA</sub> or θJMA (Theta-JMA) will be used for both junction-to-ambient on a 2s2p test board in natural convection and for junction-to-ambient with forced convection on both 1s and 2s2p test boards. It is anticipated that the generic name, Theta-JA, will continue to be commonly used. The JEDEC standards can be consulted at [http://www.jedec.org.](http://www.jedec.com)

### **7.3.2 Estimation of Junction Temperature**

An estimation of the chip junction temperature  ${\sf T}_{\sf J}$  can be obtained from the equation:

 $T_J$  =  $T_A$  + ( $R_{\theta JA}$  x  $P_D$ ) with:

 $T_A$  = Ambient temperature for the package in  $°C$ 

 $R_{\theta JA}$  = Junction to ambient thermal resistance in °C/W

 $P_D$  = Power dissipation in the package in W

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board  $R<sub>theta</sub>$  and the value obtained on a four layer board R<sub>θJMA</sub>. Actual application PCBs show a performance close to the simulated four layer board value although this may be somewhat degraded in case of significant power dissipated by other components placed close to the device.

At a known board temperature, the junction temperature  $\mathsf{T}_\mathsf{J}$  is estimated using the following equation

 $T_{\text{J}}$  =  $T_{\text{B}}$  + (R<sub>θJB</sub> x P<sub>D</sub>) with

 $T_B$  = Board temperature at the package perimeter in  $°C$ 

 $R<sub>AJB</sub>$  = Junction to board thermal resistance in °C/W

 $P_D$  = Power dissipation in the package in W

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. See [Functional Block Requirements and Behaviors](#page-19-0) for more details on thermal management.

# **8 Packaging**

## **8.1 Packaging Dimensions**

Package dimensions are provided in package drawings. To find the most current package outline drawing, go to [www.freescale.com](http://www.freescale.com) and perform a keyword search for the drawingís document number. See the [Thermal Characteristics](#page-11-1) section for specific thermal characteristics for each package.

#### **Table 141. Package Drawing Information**









DETAIL E<br>view rotated 90° cw


NOTE:

- $1.$ ALL DIMENSIONS ARE IN MILLIMETERS.
- $2.$ DIMENSIONING & TOLERANCING PER ASME Y14.5 - 1994.
- $\frac{\sqrt{3}}{3}$  This dimension applies to metalized terminal and is measured between 0.25 and 0.30 mm from terminal tip.
- BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED PAD AS WELL AS<br>THE TERMINALS.  $\sqrt{4}$
- $\sqrt{5}$  This dimension applies only for Terminals.







### **PF0100**





NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.

 $\frac{1}{3}$  This dimension applies to metalized terminal and is measured between 0.15 and 0.30MM from terminal tip.

 $\mathbb{A}$  BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

 $\mathcal{B}_1$  this dimension applies only for terminals.



# **9 Reference Section**

## **9.1 Reference Documents**

### **Table 142. PF0100 Reference Documents**



# **10 Revision History**







#### *How to Reach Us:*

**Home Page:**  [freescale.com](http://www.freescale.com/)

**Web Support:**  [freescale.com/support](http://www.freescale.com/support) Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customerís technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://www.freescale.com/SalesTermsandConditions).

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. SMARTMOS is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2015 Freescale Semiconductor, Inc.

Document Number: MMPF0100 Rev. 12.0 9/2015

