



User Guide

EVB-ATEK551N3-02

Document Code : 023-133101
Revision No : 03
Revision Date : 16/04/2022

Revisions

Revision No	Revision Date	Revision Reason	Section / Page No
1.0	30.07.2021	Initial Version	
1.1	10.01.2022	Format and Content Fixed	
1.2	16.04.2022	Format and Content Fixed	

INDEX

1 GENERAL INFORMATION 3


2 DESIGN INFORMATION..... 4

2.1 SCHEMATIC..... 4

2.2 BOM 4

3 TYPICAL PERFORMANCE PLOTS..... 5

1 GENERAL INFORMATION




PIN Name	Definition	Comment
CO1	RF IN	K Connector
CO2	RF OUT	K Connector
J1 Right	VDD	2.54mm Header
J1 Left	GND	2.54mm Header
J2	N\A	2.54mm Header

Notes:

1. VDD Voltage is detailed in Datasheet.
2. Control Voltage is detailed in Datasheet.
3. The definition of up, down, right, and left is valid for this view of PCB.

2 DESIGN INFORMATION

2.1 SCHEMATIC




2.2 BOM

Designator	Footprint	Qty	Comment	PN
C1	CASEA	1	2.2uF	
C2	0402	1	10nF	
C3	0402	1	100pF	
C4	CASEA	1	DNP	
C5, C6	0402	2	DNP	
CO1, CO2	K Connector	2	K Connector	ATEK9292
J1	2x1 Header	1	2x1 Header	
J2	2x1 Header	1	DNP	
U1	ATEKQ3312	1	Amplifier	ATEK551N3


3 TYPICAL PERFORMANCE PLOTS

Conditions unless otherwise specified: $V_{DD} = 5\text{ V}$, $T = 25\text{ C}$, CW. For details, please refer to the datasheet.


Gain




Gain Zoom



Input Return Loss



Output Return Loss



Isolation

