



# PM-7524

CMOS 8-BIT BUFFERED MULTIPLYING  
D/A CONVERTER

Precision Monolithics Inc.

## FEATURES

- $\pm 1/8$  LSB Maximum Nonlinearity Over Temperature
- $\pm 0.002$  LSB Maximum Zero-Scale Error ( $I_{LKG}$  10nA)
- $\pm 1$  LSB Maximum Gain Error Over Temperature
- Microprocessor Compatible
- Improved Resistance to ESD
- Latch-up Resistant; No Schottky Diodes Required
- 5mW @ +5V Maximum Power Consumption
- Available in Die Form

## APPLICATIONS

- Microprocessor Controlled Circuits
- Precision AGC Circuits
- Bus Structured Instruments
- Function Generators
- Digitally Controlled Attenuators and Power Supplies

## ORDERING INFORMATION †

		PACKAGE		
NON-LINEARITY	GAIN	MILITARY*	EXTENDED INDUSTRIAL	COMMERCIAL
$V_{DD} = +15V$	ERROR	TEMPERATURE	TEMPERATURE	TEMPERATURE
		-55°C to +125°C	-40°C to +85°C	0°C to +70°C
$\pm 1/8$ LSB	$\pm 1$ LSB	PM7524AQ	PM7524EQ	PM7524GP
$\pm 1/4$ LSB	$\pm 1.5$ LSB	PM7524BQ	PM7524FQ	-
$\pm 1/4$ LSB	$\pm 1.5$ LSB	PM7524BRC/883	PM7524FPC	-
$\pm 1/4$ LSB	$\pm 1.5$ LSB	-	PM7524FS	-
$\pm 1/4$ LSB	$\pm 1.5$ LSB	-	PM7524FP	-

\* For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

† Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages. For ordering information, see PMI's Data Book, Section 2.

## GENERAL DESCRIPTION

The PM-7524 is an 8-bit monolithic multiplying digital-to-analog converter with input latches. It is compatible with all popular 8-bit microprocessors including the 6800, 8080, 8085, and Z80. Its load cycle is similar to that of a RAM's write cycle.

PMI's tightly controlled thin-film resistor processing provides 1/8 LSB linearity without laser trimming. The design incorporates a matching MOS transistor switch in series with the R-2R ladder terminating resistor and output op amp's feedback resistor. This allows the DAC to achieve an excellent gain tempo and improved power supply rejection.

The PM-7524 exhibits excellent performance on a single +5V to +15V power supply. It is TTL compatible at +5V and dissipates less than 50mW; using 0V or  $V_{DD}$  at the digital inputs, the device dissipates less than 50 $\mu$ W at +5V and 150 $\mu$ W at +15V. At +15V it is CMOS compatible.


PMI's improved latch-up resistant design eliminates the need for external protective Schottky diodes.

The PM-7524 is manufactured using thin-film resistors on an advanced oxide-isolated silicon-gate CMOS process.


## CROSS REFERENCE

PMI	ADI	TEMPERATURE RANGE
PM7524AQ	AD7524UD	MIL
PM7524BQ	AD7524TD	
PM7524BQ	AD7524SD	
PM7524EQ	AD7524CD	IND
PM7524FQ	AD7524BD	
PM7524FQ	AD7524AD	
PM7524GP	AD7524LN	COM
PM7524FP	AD7524KN	
PM7524FPC	AD7524KP	

## PIN CONNECTIONS



## FUNCTIONAL DIAGRAM



**ABSOLUTE MAXIMUM RATINGS** ( $T_A = +25^\circ\text{C}$ , unless otherwise noted)

$V_{DD}$ (to GND) .....	-0.3V, +17V
$V_{REF}$ (to GND) .....	$\pm 25\text{V}$
$R_{FB}$ (to GND) .....	$\pm 25\text{V}$
Digital Input Voltage to GND .....	-0.3V to $V_{DD}$
Output Voltage (Pin 1, Pin 2) .....	-0.3V to $V_{DD}$
Operating Temperature Range	
Military (AQ, BQ, BRC Versions) .....	$-55^\circ\text{C}$ to $+125^\circ\text{C}$
Industrial (EQ, FQ, FP, FPC, FS Versions) ..	$-40^\circ\text{C}$ to $+85^\circ\text{C}$
Commercial (GP Version) .....	$0^\circ\text{C}$ to $+70^\circ\text{C}$
Junction Temperature .....	$+150^\circ\text{C}$
Storage Temperature .....	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Lead Temperature (Soldering, 60 sec) .....	$+300^\circ\text{C}$

PACKAGE TYPE	$\theta_{JA}$ (Note 1)	$\theta_{JC}$	UNITS
16-Pin Hermetic DIP (Q)	100	16	$^\circ\text{C}/\text{W}$
16-Pin Plastic DIP (P)	82	39	$^\circ\text{C}/\text{W}$
20-Contact LCC (TC)	98	38	$^\circ\text{C}/\text{W}$
16-Pin SO (S)	111	35	$^\circ\text{C}/\text{W}$
20-Contact PLCC (PC)	76	36	$^\circ\text{C}/\text{W}$

**NOTE:**

1.  $\theta_{JA}$  is specified for worst case mounting conditions, i.e.,  $\theta_{JA}$  is specified for device in socket for CerDIP, P-DIP, and LCC packages;  $\theta_{JA}$  is specified for device soldered to printed circuit board for SO and PLCC packages.

**CAUTION:**

- Do not apply voltages higher than  $V_{DD}$  or less than GND potential on any terminal except  $V_{REF}$  (Pin 15) and  $R_{FB}$  (Pin 16).
- The digital control inputs are zener protected; however, permanent damage may occur on unconnected units from high energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- Use proper anti-static handling procedures.
- Absolute Maximum Ratings apply to both packaged devices and DICE. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.

**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5\text{V}$  and  $+15\text{V}$ ;  $V_{REF} = +10\text{V}$ ;  $V_{OUT1} = V_{OUT2} = 0\text{V}$ ; Limits apply to the Full Temperature Range for each grade shown:  $T_A = -55^\circ\text{C}$  to  $+125^\circ\text{C}$  apply for PM-7524AQ/BQ/ARC/BRC;  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  apply for PM-7524EQ/FQ/FP/FPC/FS;  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$  apply for PM-7524GP, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	PM-7524			UNITS
			MIN	TYP	MAX	
<b>STATIC ACCURACY</b>						
Resolution	N		—	—	8	Bits
Relative Accuracy (Notes 1, 2)	INL	$V_{DD} = +5\text{V}$ PM-7524A/E/G	—	—	$\pm 0.1$ ( $\pm 1/4$ )	%FSR (LSB)
		PM-7524B/F	—	—	$\pm 0.2$ ( $\pm 1/2$ )	%FSR (LSB)
		$V_{DD} = +15\text{V}$ PM-7524A/E/G	—	—	$\pm 0.05$ ( $\pm 1/8$ )	%FSR (LSB)
		PM-7524B/F	—	—	$\pm 0.1$ ( $\pm 1/4$ )	%FSR (LSB)
		$V_{DD} = +5\text{V}$ PM-7524A/E/G	—	—	$\pm 0.4$ ( $\pm 1$ )	%FSR (LSB)
		PM-7524B/F	—	—	$\pm 0.8$ ( $\pm 2$ )	%FSR (LSB)
Gain Error (Note 3)	$G_{FSE}$	$V_{DD} = +15\text{V}$ $T_A = +25^\circ\text{C}$ $T_A = \text{Full Temp. Range}$	—	—	$\pm 0.4$ ( $\pm 1$ ) $\pm 0.6$ ( $\pm 1.5$ )	%FSR (LSB) %FSR (LSB)
Gain T.C. (Notes 4, 5)	$TCG_{FS}$		—	$\pm 0.001$	—	%FSR/ $^\circ\text{C}$
DC Power Supply Rejection ( $\Delta\text{Gain}/\Delta V_{DD}$ ) (Notes 3, 6)	PSR		—	0.002	0.01	%FSR/%
Output Leakage Current ( $I_{OUT1}, I_{OUT2}$ ) (Notes 7, 8)	$I_{LKG}$	$T_A = +25^\circ\text{C}$ , $V_{DD} = +5\text{V}, +15\text{V}$ $T_A = \text{Full Temp. Range}$ $V_{DD} = +5\text{V}$ $V_{DD} = +15\text{V}$	—	—	10 200 100	nA
<b>REFERENCE INPUT</b>						
Input Resistance (Pin 15 to GND) (Note 11)	$R_{IN}$		7	11	15	k $\Omega$



**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$  and  $+15V$ ;  $V_{REF} = +10V$ ;  $V_{OUT1} = V_{OUT2} = 0V$ ; Limits apply to the Full Temperature Range for each grade shown:  $T_A = -55^\circ C$  to  $+125^\circ C$  apply for PM-7524AQ/BQ/ARC/BRC;  $T_A = -40^\circ C$  to  $+85^\circ C$  apply for PM-7524EQ/FQ/FP/FPC/FS;  $T_A = 0^\circ C$  to  $+70^\circ C$  apply for PM-7524GP, unless otherwise noted. *Continued*

PARAMETER	SYMBOL	CONDITIONS	PM-7524			UNITS
			MIN	TYP	MAX	
<b>POWER SUPPLY</b>						
Supply Current (Digital Inputs = X)	$I_{DD}$	$X = V_{IL}$ or $V_{IH}$	—	—	1	mA
		$X = 0V$ or $V_{DD}$	—	—	10	$\mu A$
		$T_A = 25^\circ C$ $T_A = \text{Full Temp. Range}$	—	—	25	
<b>ANALOG OUTPUTS</b>						
Output Capacitance (Note 4)	$C_O$	$DB0-DB7 = V_{DD}$ (Note 12)	—	—	120	pF
		$C_{OUT1}$ (Pin 1) $C_{OUT2}$ (Pin 2)	—	—	30	
		$DB0-DB7 = 0V$ (Note 13)	—	—	30	pF
		$C_{OUT1}$ $C_{OUT2}$	—	—	120	
<b>DIGITAL INPUTS</b>						
Digital Inputs High	$V_{IH}$	$V_{DD} = +5V$	+2.4	—	—	V
		$V_{DD} = +15V$	+13.5	—	—	
Digital Inputs Low	$V_{IL}$	$V_{DD} = +5V$	—	—	+0.8	V
		$V_{DD} = +15V$	—	—	+1.5	
Input Current ( $V_{IN} = 0V$ or $V_{DD}$ )	$I_{IN}$	$T_A = 25^\circ C$	—	—	$\pm 1$	$\mu A$
		$T_A = \text{Full Temp. Range}$	—	—	$\pm 10$	
Input Capacitance ( $V_{IN} = 0V$ ) (Note 4)	$C_{IN}$	$DB0-DB7$	—	—	5	pF
		$WR, CS$	—	—	20	
<b>SWITCHING CHARACTERISTICS</b> (Notes 4, 14)						
Chip Select to Write Setup Time ( $t_{WR} = t_{CS}$ ) (Note 14)	$t_{CS}$	$V_{DD} = +5V$ $T_A = +25^\circ C$ $T_A = \text{Full Temp. Range}$	170	—	—	nA
		PM-7524A/B	240	—	—	
		PM-7524E/F/G	220	—	—	
		$V_{DD} = +15V$ $T_A = +25^\circ C$ $T_A = \text{Full Temp. Range}$	100	—	—	nA
		PM-7524A/B PM-7524E/F/G	150 130	—	—	
Chip Select to Write Hold Time	$t_{CH}$		0	—	—	ns
Write Pulse Width ( $t_{CH} \geq t_{WR}$ , $t_{CH} \geq 0$ )	$t_{WR}$	$V_{DD} = +5V$ $T_A = +25^\circ C$ $T_A = \text{Full Temp. Range}$	150	—	—	ns
		PM-7524A/B	220	—	—	
		PM-7524E/F/G	200	—	—	
		$V_{DD} = +15V$ $T_A = +25^\circ C$ $T_A = \text{Full Temp. Range}$	100	—	—	ns
		PM-7524A/B PM-7524E/F/G	150 130	—	—	




**ELECTRICAL CHARACTERISTICS** at  $V_{DD} = +5V$  and  $+15V$ ;  $V_{REF} = +10V$ ;  $V_{OUT1} = V_{OUT2} = 0V$ ; Limits apply to the Full Temperature Range for each grade shown:  $T_A = -55^\circ C$  to  $+125^\circ C$  apply for PM-7524AQ/BQ/ARC/BRC;  $T_A = -40^\circ C$  to  $+85^\circ C$  apply for PM-7524EQ/FQ/FP/FPC/FS;  $T_A = 0^\circ C$  to  $+70^\circ C$  apply for PM-7524GP, unless otherwise noted. *Continued*

PARAMETER	SYMBOL	CONDITIONS	PM-7524			UNITS
			MIN	TYP	MAX	
Data Setup Time	$t_{DS}$	$V_{DD} = +5V$				
		$T_A = +25^\circ C$	135	—	—	ns
		$T_A = \text{Full Temp. Range}$	170	—	—	
		$V_{DD} = +15V$				
Data Hold Time	$t_{DH}$	$T_A = +25^\circ C$	60	—	—	ns
		$T_A = \text{Full Temp. Range}$				
		PM-7524A/B	100	—	—	
		PM-7524E/F/G	80	—	—	
<b>DYNAMIC PERFORMANCE</b>						
Propagation Delay (From Digital Input to 90% of Final Analog Output Current) (Notes 4, 9)	$t_{PD}$	$V_{DD} = +5V$				
		$T_A = +25^\circ C$	—	—	150	ns
		$T_A = \text{Full Temp. Range}$				
		PM-7524A/B	—	—	200	
Output Current Settling Time (To 1/2 LSB) (Notes 4, 9, 15)	$t_s$	PM-7524E/F/G	—	—	175	
		$V_{DD} = +15V$				
		$T_A = +25^\circ C$	—	—	65	ns
		$T_A = \text{Full Temp. Range}$				
AC Feedthrough $I_{OUT1}$ , $I_{OUT2}$ (Note 4)	FT	PM-7524A/B	—	—	90	
		$V_{DD} = +5V$				
		$T_A = +25^\circ C$	—	—	300	ns
		$T_A = \text{Full Temp. Range}$	—	—	350	
Digital Charge Injection (Note 16)	Q	$V_{DD} = +15V$				
		$T_A = +25^\circ C$	—	—	200	nVs
		$T_A = \text{Full Temp. Range}$	—	—	250	
		$V_{DD} = +5V$				
		$T_A = +25^\circ C$	—	50	—	
		$V_{DD} = +15V$	—	55	—	
		$T_A = +25^\circ C$				

**NOTES:**

- Guaranteed monotonic over full temperature range and at  $V_{DD} = +5V$  and  $+15V$ .
- FSR (Full Scale Range) =  $V_{REF} - 1LSB$ .
- Using internal feedback resistor.
- Guaranteed by design and not production tested.
- Gain TC measured from  $+25^\circ C$  to  $T_{MIN}$  or from  $+25^\circ C$  to  $T_{MAX}$ .
- $\Delta V_{DD} = \pm 10\%$ .
- DB0-DB7 = 0V;  $\overline{WR} = \overline{CS} = 0V$ ;  $V_{REF} = \pm 10V$ , for  $I_{OUT1}$ .
- DB0-DB7 =  $V_{DD}$ ;  $\overline{WR} = \overline{CS} = 0V$ ;  $V_{REF} = \pm 10V$ , for  $I_{OUT2}$ .
- $I_{OUT1}$  load = 100 $\Omega$ ;  $C_{EXT} = 13pF$ ;  $\overline{WR} = \overline{CS} = 0V$ ; DB0-DB7 = 0V to  $V_{DD}$  or  $V_{DD}$  to 0V.
- $V_{REF} = \pm 10V$ ,  $f = 100kHz$ ; DB0-DB7 = 0V;  $\overline{WR} = \overline{CS} = 0V$ .
- Temperature coefficient approximately equals  $+50ppm/^\circ C$ .
- DB0-DB7 =  $V_{DD}$ ;  $\overline{WR} = \overline{CS} = 0V$ .
- DB0-DB7 = 0V;  $\overline{WR} = \overline{CS} = 0V$ .
- See Timing Diagram.
- Extrapolated:  $t_s$  (1/2 LSB) =  $t_{PD} + 6.2\tau$ , where  $\tau$  = the measured first time constant of the final RC decay.
- $V_{REF} = 0V$ ; Digital Inputs = 0V to  $V_{DD}$ .

**DICE CHARACTERISTICS**


**DIE SIZE 0.070 × 0.076 inch, 5320 sq. mils**  
(1.78 × 1.93 mm, 3.43 sq. mm)

- |               |               |
|---------------|---------------|
| 1. $I_{OUT1}$ | 9. DB2        |
| 2. $I_{OUT2}$ | 10. DB1       |
| 3. GND        | 11. DB0 (LSB) |
| 4. DB7 (MSB)  | 12. CS        |
| 5. DB6        | 13. WR        |
| 6. DB5        | 14. $V_{DD}$  |
| 7. DB4        | 15. $V_{REF}$ |
| 8. DB3        | 16. $R_{FB}$  |

For additional DICE ordering information, refer to PMI's Data Book, Section 2.

**WAFER TEST LIMITS** at  $V_{DD} = +5V$  and  $+15V$ ;  $V_{REF} = +10V$ ;  $V_{OUT1} = V_{OUT2} = 0V$ ;  $T_A = +25^\circ C$ .









PARAMETER	SYMBOL	CONDITIONS	PM-7524G LIMIT	UNITS
<b>STATIC ACCURACY</b>				
Resolution	N		8	Bits MIN
Relative Accuracy (Notes 1, 2)	INL	$V_{DD} = +5V$	$\pm 0.2$ ( $\pm 1/2$ )	%FSR (LSB) MAX
		$V_{DD} = +15V$	$\pm 0.1$ ( $\pm 1/4$ )	%FSR (LSB)
Gain Error (Note 3)	$G_{FSE}$	$V_{DD} = +5V$	$\pm 0.8$ ( $\pm 2$ )	%FSR (LSB) MAX
		$V_{DD} = +15V$	$\pm 0.4$ ( $\pm 1$ )	%FSR (LSB)
DC Power Supply Rejection Ratio ( $\Delta Gain / \Delta V_{DD}$ ) (Notes 3, 4)	PSRR		0.01	%FSR/% MAX
Output Leakage Current ( $I_{OUT1}$ , $I_{OUT2}$ ) (Notes 5, 6)	$I_{LKG}$		10	nA MAX
<b>REFERENCE INPUT</b>				
Input Resistance	$R_{IN}$	(Note 7)	7/15	k $\Omega$ MIN/MAX
<b>DIGITAL INPUTS</b>				
Digital Inputs High	$V_{IH}$	$V_{DD} = +5V$ $V_{DD} = +15V$	+2.4 +13.5	V MIN
Digital Inputs Low	$V_{IL}$	$V_{DD} = +5V$ $V_{DD} = +15V$	+0.8 +1.5	V MAX
Input Current ( $V_{IN} = 0V$ or $V_{DD}$ )	$I_{IN}$		$\pm 1$	$\mu A$
<b>POWER SUPPLY</b>				
Supply Current (Digital Inputs = X)	$I_{DD}$	$X = V_{IL}$ or $V_{IH}$	1	mA
		$X = 0V$ or $V_{DD}$	10	$\mu A$

**NOTES:**


- Guaranteed monotonic over full temperature range and at  $V_{DD} = +5V$  and  $+15V$ .
- FSR (Full Scale Range) =  $V_{REF} - 1$  LSB.
- Using internal feedback resistor.
- $\Delta V_{DD} = \pm 10\%$ .
- DB0–DB7 = 0V;  $\overline{WR} = \overline{CS} = 0V$ ;  $V_{REF} = \pm 10V$ , for  $I_{OUT1}$ .
- DB0–DB7 =  $V_{DD}$ ;  $\overline{WR} = \overline{CS} = 0V$ ;  $V_{REF} = \pm 10V$ , for  $I_{OUT2}$ .
- Temperature coefficient approximately equals  $+50ppm/^\circ C$ .

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

## TYPICAL PERFORMANCE CHARACTERISTICS



## BURN-IN CIRCUIT



## DEFINITIONS

### RESOLUTION

The resolution of a DAC is the number of states ( $2^n$ ) that the full-scale range (FSR) is divided (or resolved) into, where  $n$  is equal to the number of bits. Resolution in no way implies linearity.

### RELATIVE ACCURACY

Relative accuracy or end-point nonlinearity is a measure of the maximum deviation from a straight line passing through the end-points of the DAC transfer function. It is measured after adjusting for ideal zero and full-scale and is expressed in % or ppm of full-scale range or (sub) multiples of 1 LSB.

### PROPAGATION DELAY

The time for the output current to reach 90% of its final value from a given digital input signal.

### SETTLING TIME

Time required for the output function of the DAC to settle to within 1/2 LSB for a given digital input stimulus, i.e., zero to full scale.

### GAIN

Ratio of the DAC's external operational amplifier output voltage to the  $V_{REF}$  input voltage when using the DAC's internal feedback resistor.

### GAIN ERROR

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. Ideal output is equal to  $V_{REF} - 1$  LSB.

### FEEDTHROUGH ERROR

Error caused by capacitive coupling from  $V_{REF}$  to output with all switches off.

## OUTPUT CAPACITANCE

Capacitance from  $I_{OUT1}$  and  $I_{OUT2}$  terminals to ground.

## OUTPUT LEAKAGE CURRENT

Current which appears on  $I_{OUT1}$  terminal with all digital inputs low or on  $I_{OUT2}$  terminal when all inputs are high.

## CIRCUIT DESCRIPTION


### CIRCUIT INFORMATION

The PM-7524 is an 8-bit multiplying CMOS digital-to-analog converter with on-board data latches. It is fabricated using a highly stable thin-film R-2R resistor ladder network and eight N-channel current switches. A voltage or current reference and an operational amplifier are all that is required in the majority of applications.

Figure 1 shows a simplified circuit of the PM-7524 converter. The R-2R ladder, current steering switches, and interface logic are shown. The switches are binarily weighted and switch the ladder current between  $I_{OUT1}$  and  $I_{OUT2}$  bus lines; this switching allows a constant current to be maintained in each resistor leg regardless of the switch state.

The simplified circuit of Figure 1 also shows the matching switches in series with the ladder terminating and  $R_{FB}$  (feedback) resistors. These switches are designed to temperature-track the ladder current-steering switches and improve power supply rejection. Both switches are MOS transistors that have their gate turn-on voltage derived from  $V_{DD}$  supply. This means the terminating and feedback resistors are open-circuit when  $V_{DD}$  power is off. If  $R_{FB}$  is used as part of an op amp's feedback element, and the op amp's supply comes on before the DAC, the op amp's output will go to the rails. It remains in this open-loop condition until the DAC's  $V_{DD}$  is applied. In applications where the op amp's supply must come on before the DAC, a voltage clamp or external feedback resistor may be necessary.


FIGURE 1: PM-7524 Functional Diagram



### EQUIVALENT CIRCUIT ANALYSIS

Figure 2 shows an equivalent circuit for the PM-7524 with all digital inputs LOW. The  $I_{OUT1}$  and  $I_{OUT2}$  leakage current source is the combination of surface and junction leakages to the substrate. The  $1/256$  current source represents the constant 1-bit current drain through the ladder termination resistor. The situation is reversed with all digital inputs HIGH, i.e., the current output is now switched to the  $I_{OUT1}$  terminal. The output capacitance is dependent upon the digital input code, and is therefore modulated between the low and high values.

**FIGURE 2:** PM-7524 Equivalent Circuit (All Digital Inputs LOW)



### INTERFACE LOGIC

#### MODE SELECTION

The mode selection is controlled by the  $\overline{CS}$  and  $\overline{WR}$  inputs.

#### WRITE MODE

The PM-7524 is in the WRITE mode when both the  $\overline{CS}$  and  $\overline{WR}$  are both LOW; the input latches are transparent and the output immediately follows the data input logic. See the MODE SELECTION TABLE.

#### MODE SELECTION TABLE


$\overline{CS}$	$\overline{WR}$	MODE	DAC RESPONSE
L	L	WRITE	DAC responds to data bus (DB0—DB7) inputs (transparent)
H	X	HOLD	Data bus (DB0—DB7) is locked out
X	H	HOLD	DAC holds last data present when $\overline{WR}$ or $\overline{CS}$ assumes a HIGH state

L = Low State, H = High State, X = Don't Care.

### HOLD MODE


The MODE SELECTION TABLE shows the output results when either  $\overline{CS}$  or  $\overline{WR}$  is HIGH. The output holds the value corresponding to the last digital inputs prior to  $\overline{CS}$  or  $\overline{WR}$  assuming the HIGH state.

### WRITE CYCLE TIMING DIAGRAM




Supply current ( $I_{DD}$ ) versus Logic input voltage ( $V_{IN}$ ) is shown in Figure 3. This plot shows the supply current for both  $V_{DD} = +5V$  and  $V_{DD} = +15V$ .

**FIGURE 3:** Supply Current vs Logic Level






**APPLICATIONS**
**FIGURE 4: Unipolar Binary Operation**  
(2-Quadrant Multiplication)

**TABLE 1: Unipolar Binary Code Table**

DIGITAL INPUT		ANALOG OUTPUT
MSB	LSB	
1	1 1 1 1 1 1 1 1	$-V_{REF} \left( \frac{255}{256} \right)$
1	0 0 0 0 0 0 0 1	$-V_{REF} \left( \frac{129}{256} \right)$
1	0 0 0 0 0 0 0 0	$-V_{REF} \left( \frac{128}{256} \right) = -\frac{V_{REF}}{2}$
0	1 1 1 1 1 1 1 1	$-V_{REF} \left( \frac{127}{256} \right)$
0	0 0 0 0 0 0 0 1	$-V_{REF} \left( \frac{1}{256} \right)$
0	0 0 0 0 0 0 0 0	$-V_{REF} \left( \frac{0}{256} \right) = 0$

**NOTE:**


$$1\text{LSB} = (2^{-8}) (V_{REF}) = \frac{1}{256} (V_{REF})$$



**FIGURE 5: Bipolar (4-Quadrant) Operation**

**TABLE 2: Bipolar (Offset Binary) Code Table**

DIGITAL INPUT		ANALOG OUTPUT
MSB	LSB	
1	1 1 1 1 1 1 1 1	$+V_{REF} \left( \frac{127}{128} \right)$
1	0 0 0 0 0 0 0 1	$+V_{REF} \left( \frac{1}{128} \right)$
1	0 0 0 0 0 0 0 0	0
0	1 1 1 1 1 1 1 1	$-V_{REF} \left( \frac{1}{128} \right)$
0	0 0 0 0 0 0 0 1	$-V_{REF} \left( \frac{127}{128} \right)$
0	0 0 0 0 0 0 0 0	$-V_{REF} \left( \frac{128}{128} \right)$

**NOTE:**

$$1\text{LSB} = (2^{-7}) (V_{REF}) = \frac{1}{128} (V_{REF})$$

**FIGURE 6: PM-7524/8085A Interface**


**FIGURE 7: PM-7524/MC6800 Interface**

**FIGURE 8: Power Generation Connection**

**FIGURE 9: Divider  
(Digitally Controlled Gain)**
