Description

The 8V19N490-24 is a fully integrated FemtoClock® NG jitter attenuator and clock synthesizer designed as a high-performance clock solution for conditioning and frequency/phase management of wireless base station radio equipment boards. The device is optimized to deliver excellent phase noise performance as required in GSM, WCDMA, LTE, and LTE-A radio board implementations. The device supports JESD204B subclass 0 and 1 clocks.

A two-stage PLL architecture supports both jitter attenuation and frequency multiplication. The first stage PLL is the jitter attenuator and uses an external VCXO for best possible phase noise characteristics. The second stage PLL locks on the VCXO-PLL output signal and synthesizes the target frequency.

The device supports the clock generation of high-frequency clocks from the selected VCO and low-frequency synchronization signals (SYSREF). SYSREF signals are internally synchronized to the clock signals. Delay functions exist for achieving alignment and controlled phase delay between system reference and clock signals and to align/delay individual output signals. The four redundant inputs are monitored for activity. Four selectable clock switching modes are provided to handle clock input failure scenarios. Auto-lock, individually programmable output frequency dividers, and phase adjustment capabilities are added for flexibility.

The device is configured through a 3-wire SPI interface and reports lock and signal loss status in internal registers and via a lock detect (LOCK) output. Internal status bit changes can also be reported via the nINT output. The 8V19N490-24 is ideal for driving converter circuits in wireless infrastructure, radar/imaging, and instrumentation/medical applications. The device is a member of the high-performance clock family from IDT.

Typical Applications

- Wireless infrastructure applications: GSM, WCDMA, LTE, LTE-A
- Ideal clock driver for jitter-sensitive ADC and DAC circuits
- **•** Low-phase noise clock generation
- **Ethernet line cards**
- Radar and imaging
- Instrumentation and medical

Features

- High-performance clock RF-PLL with support for JESD204B
- Optimized for low-phase noise: -150dBc/Hz (800kHz offset; 245.76MHz clock)
- **Integrated phase noise of 80fs RMS typical (12kHz-20MHz)**
- Dual-PLL architecture
- **First PLL stage with external VCXO for clock jitter attenuation**
- Second PLL with internal FemtoClock NG PLL: 2457.6MHz
- Six output channels with a total of 19 outputs, organized in:
	- $-$ Four JESD204B channels (device clock and SYSREF output) with two, four and six outputs
	- $\overline{}$ One clock channel with two outputs
	- $-$ One VCXO output
- Configurable integer clock frequency dividers
- Supported clock output frequencies include: 2457.6, 1228.8, 614.4, 491.52, 307.2, 153.6, and 122.88MHz
- Low-power LVPECL/LVDS outputs support configurable signal amplitude, DC and AC coupling and LVPECL, LVDS line terminations techniques
- Phase delay circuits:
	- \sim Clock phase delay with 256 steps of 407ps and a range of 0 to 103.760ns
	- $-$ Individual SYSREF phase delay with 8 steps of 203ps
	- $-$ Additional individual SYSREF fine phase delay with 25ps steps
	- $-$ Global SYSREF signal delay with 256 steps of 407ps and a range of 0 to 103.760ns
- Redundant input clock architecture with four inputs, including:
	- $-$ Input activity monitoring
	- $-$ Manual and automatic, fault-triggered clock selection modes
	- $-$ Priority controlled clock selection
	- $-$ Digital holdover and hitless switching
	- $-$ Differential inputs accept LVDS and LVPECL signals
- SYSREF generation modes include internal and external trigger mode for JESD204B
- Supply voltage: 3.3V
- SPI and control I/O voltage: 1.8V/3.3V (selectable)
- **Package:** 11×11 **mm 100-CABGA**
- Temperature range: -40°C to +85°C

Block Diagram

Ball Map

Figure 2. Ball Map for $11 \times 11 \times 1.2$ mm 100-CABGA Package with 1mm Ball Pitch (Bottom View)

Pin Descriptions

Table 1. Pin Descriptions [a]

Table 1. Pin Descriptions (Cont.)^[a]

Table 1. Pin Descriptions (Cont.)^[a]

Table 1. Pin Descriptions (Cont.)^[a]

[a] For essential information on power supply filtering, see [Power Supply Design and Recommend Application Schematics.](#page-69-0)

[b] Pull-up (PU) and pull-down (PD) resistors are indicated in parentheses. For values, see [Table 44](#page-54-0).

Principles of Operation

Overview

The 8V19N490-24 generates low-phase noise, synchronized clock and SYSREF output signals locked to an input reference frequency. The device contains two PLLs with configurable frequency dividers. The first PLL (VCXO-PLL, suffix V) uses an external VCXO as the oscillator and provides jitter attenuation. The external loop filter is used to set the VCXO-PLL bandwidth frequency in conjunction with internal parameters. The second, low-phase noise PLL (FemtoClock NG, suffix F) multiplies the VCXO-PL1L frequency to 2457.6MHz. The FemtoClock NG PLL is completely internal and provides a central timing reference point for all output signals. From this point, fully synchronous dividers generate the output frequencies and the internal timing references for JESD204B support.

The device supports the generation of SYSREF pulses m synchronous to the clock signals. There are five channels consisting of clock and/or SYSREF outputs. The clock outputs are configurable with support for LVPECL or LVDS formats and a variable output amplitude. Clock and SYSREF offer adjustable phase delay functionality. Individual outputs and channels and unused circuit blocks support powered-down states for operating at lower power consumption. The register map, accessible through SPI interface with read-back capability controls the main device settings and delivers device status information. For redundancy purpose, there are two selectable reference frequency inputs and a configurable switch logic with priority-controlled auto-selection and holdover support.

Phase-Locked Loop Operation

Frequency Generation

[Table 2](#page-6-0) displays the available frequency dividers for clock generation. The dividers must be set by the user to match input, VCXO and VCO frequency, and to achieve frequency and phase lock on both PLLs. The frequency of the external VCXO is selected by the user; the internal VCO frequency is set to 2457.6MHz. Example divider configurations for typical wireless infrastructure applications are shown in [Table 3](#page-7-0).

Table 2. PLL Operation and Divider Values

		Operation for $f_{VCO} = 2457.6$ MHz		
Divider	Range	Jitter Attenuation, Dual-PLL with Deterministic Input-to-Output Delay $(BYPV = 0, BYPF = 1)$	Jitter Attenuation, Dual-PLL $(BYPV = 0, BYPF = 0)$	Frequency Synthesis (VCXO-PLL Bypassed, $BYPV = 1$
VCXO-PLL	\div 1 \div 4095:(12 bit)	Input clock frequency:	Input clock frequency:	Input clock frequency:
Pre-Divider P_V		$\begin{vmatrix} f_{\text{CLK}} = P_{\text{V}} \times \frac{f_{\text{VCXO}}}{P_{\text{F}}} \times \frac{M_{\text{F}}}{M_{\text{V0}} \times M_{\text{V1}}} \end{vmatrix} \qquad f_{\text{CLK}} = f_{\text{VCXO}} \times \frac{P_{\text{V}}}{M_{\text{V0}}}$		$f_{CLK} = f_{VCO} \times \frac{P_V \times P_F}{M_E}$
VCXO-PLL	\div 1 \div 4095:			
Feedback Divider M _{VO}	(12 bit)		$MV1$ setting is not applicable to PLL operation.	$MV0$ and $MV1$ settings are not applicable to the PLL
PLL Feedback Divider ^[a] M_{V1}	$\div 4 \dots \div 511$: (9 bit)			operation. P_F : Set P_F to 0.5 in above
FemtoClock NG Pre-Divider P_F	\div 1 \div 63: (6 bit)	VCXO frequency: equation if the frequency		doubler is engaged by setting
FemtoClock NG	$\div 8$ $\div 511$: (9 bit)	$f_{VCXO} = f_{VCO} \times \frac{P_F}{M_{-}}$		$FDF = 1$.
Feedback Dividers M_F		P_F : Set P_F to 0.5 in above equation if the frequency doubler is engaged by setting $FDF = 1$.		
Output Divider N_x $(x = A, B, C, D, E)$	$+1+160$	Output frequency:		
		$f_{\text{OUT}} = \frac{f_{\text{VCO}}}{N_{\text{V}}}$		
SYSREF	\div 16 \div 5120:	SYSREF frequency/rate:		
Divider ^[b] N_S	${2, 4} \times {2, 4, 8, 16}$ \times {2, 4, 8, 16} \times {2, 3, 4, 5	$f_{\text{SYSREF}} = \frac{t_{\text{VCO}}}{N_c}$		

[a] For input monitoring, configure M_{V1} as described in [Monitoring and LOS of Input Signal.](#page-10-0)

[b] For SYSREF operation, configure SYNC[6:0] as described in [Synchronizing SYSREF and Clock Output Dividers](#page-19-0).

VCXO-PLL

The prescaler P_V and the VCXO-PLLs feedback divider M_{V0} and M_{V1} require configuration to match the input frequency to the VCXO-frequency. The BYPF setting allows to route the VCXO-PLLs feedback path through the M_{V0} divider. Alternatively, the feedback path is routed through the second PLL and both the M_{V0} and M_{V1} feedback divider. M_{V0} has a divider value range of 12 bit; M_{V1} has 9 bit. The feedback path through the second PLL, in combination with the divider setting $P_F = \div 1$, is the preferred setting for achieving deterministic delay from the clock input to the outputs.

Multiple divider settings are available to enable support for input frequencies of e.g., 245.76MHz, 122.88MHz, 61.44MHz and 30.72MHz and the VCXO-frequencies of 122.88MHz, 61.44MHz, 38.4MHz, 30.72MHz, and 245.76MHz. In addition, the range of available input and feedback dividers allows to adjust the phase detector frequency independent of the input and VCXO frequencies. In general, the phase detector may be set into the range from 120kHz to the input reference frequency. The VCXO-PLL charge pump current is controllable via registers and can be set in 50µA steps from 50µA to 1.6mA. The VCXO-PLL may be bypassed: the FemtoClock NG PLL locks to the pre-divider input frequency.

 $[a]$ BYPF = 0.

Table 4. Example Configurations for $f_{VCXO} = 38.4$ MHz^[a]

 $[a]$ BYPF = 0.

Table 5. VCXO-PLL Bypass Settings

Table 6. PLL Feedback Path Settings

[a] Regardless of the selected internal feedback path, the M_{V1} divider should be set to match its internal output frequency to the input reference frequency: the M_{V1} output signal is the internal reference for input loss-of-signal detect.

FemtoClock NG PLL

This PLL locks to the output signal of the VCXO-PLL (BYPV = 0). It requires configuration of the frequency doubler FDF or the pre-divider P_F and the feedback divider M_F to match the VCXO-PLL frequency to the VCO frequency of 2457.6MHz. This PLL is internally configured to high-bandwidth. Best phase noise is typically achieved by engaging the internal frequency doubler (FDF = 1). If engaged, the signal from the first PLL stage is doubled in frequency, increasing the phase detector frequency of the FemtoClock NG PLL. Enabling the frequency doubler disables the frequency pre-divider P_F. If the frequency doubler is not used (FDF = 0), the P_F pre-divider has to be configured. Typically P_F is set to ÷1 to keep the phase detector frequency as high as possible. Set P_F to other divider values to achieve specific frequency ratios (1 to 19.2, 1 to 76.8, etc.) between first and second PLL stage.

Table 7. Frequency Doubler

[a] *x* = A to E.

Channel Frequency Divider

The device supports five independent channels A to E. Each channel has a frequency divider N*x* (*x* = A to E) that divides the VCO frequency to the output frequency. Each divider be individually set to a value in the range of ÷1 to ÷160. For typical divider values (see [Table 9](#page-9-0)). For the complete set of supported divider values (see [Table 28\)](#page-33-0).

Table 9. Integer Frequency Divider Settings

Table 9. Integer Frequency Divider Settings (Cont.)

 $[a]$ $x = A$ to E.

Redundant Inputs

The four inputs are compatible with LVDS and LVPECL signal formats, and also support single-ended LVCMOS signals. For applicable input interface circuits, see [Application Information](#page-69-1).

Monitoring and LOS of Input Signal

The four inputs of the device are individually monitored for activity. Inactivity is defined by a static input signal.

The clock input monitors compare the device input frequency (f_{CLK}) to the frequency of the VCO divided by M_{V1} (regardless of the internal feedback path using or not using M_{V1}). A clock input is declared invalid with the corresponding LOS (Loss-of-input signal) indicator bit set after three consecutive missing clock edges. For correct operation of the LOS detect circuit, M_{V1} must be powered on by setting PD_MV1 = 0. The M_{V1} divider must be set so that the LOS detect reference frequency matches the input frequency. For instance, if the input frequency is 245.76MHz, M_{V1} should be set to ÷10: The VCO frequency of 2457.6MHz divided by 10 equals the input frequency of 245.76MHz. For an input frequency of 122.88MHz, set M_{V1} to ÷20. Failure to set M_{V1} to match the input frequency will result in added latency to the LOS circuit (if, f_{VCO} ÷ M_{V1} < f_{CLK}) or false LOS indication (if, f_{VCO} ÷ M_{V1} > f_{CLK}). The minimum frequency that the circuit can monitor is: f_{VCO} / $M_{V1(MAX)}$ = 4.81MHz. In applications with a lower input frequency than 4.81MHz, disable the monitor to trigger the status flags by setting BLOCK_LOR = 1.

If differential input signals are applied, the input will also detect an LOS condition in case of a zero differential input voltage.

Input Re-Validation

A clock input is declared valid and the corresponding LOS status bit is reset after the clock input signal returns for user-configurable number of consecutive input periods. This re-validation of the selected input clock is controlled by the CNTV setting (verification pulse counter).

Clock Selection

The device supports four input selection modes: manual, short-term holdover, and two automatic switch modes. The modes are described in the following table.

Holdover

In holdover state, the output frequency and phase is derived from an internal, digital value based on previous frequency and phase information. Holdover characteristics are defined in [Table 51](#page-58-0).

Input Priorities

Configurable settings encompass four selectable priorities with the range 0 (lowest priority) to 3 (highest priority). The user can change the input priorities at any time. In the automatic switch modes, input priority changes may cause immediate input selection changes.

Hold-off Count er

A configurable down-counter applicable to the "Automatic with holdover" selection mode. The purpose of this counter is a deferred, user-configurable, input switch after an LOS event. The hold-off counter is triggered by a transition of ST_REF upon detection of an LOS event. The counter expires when a zero-transition occurs; this triggers a new reference clock selection. The counter is clocked by the frequency-divided VCXO-PLL signal. The CNTR setting determines the hold-off counter frequency divider and the CNTH setting the start value of the hold-off counter. For instance, set CNTR to a value of \div 131072 to achieve 937.5Hz (or a period of 1.066ms at f_{VCKO} = 122.88MHz): the 8-bit CNTH counter is clocked by 937.5Hz and the user configurable hold-off period range is 0ms (CNTH = 0x00) to 272ms (CNTH = 0xFF). After the counter expires, it reloads automatically from the CNTH SPI register. After the LOS status bit (LS_CLK_*n*) for the corresponding input CLK_*n* has been cleared by the user, the input is enabled for generating a new LOS event.

The CNTR counter is only clocked if the device is configured in the clock selection mode, *Automatic with holdover*, and the selected reference clock experiences an LOS event. Otherwise, the counter is automatically disabled (not clocked).

Revertive Switching

Revertive switching is applicable only to the two automatic switch modes shown in [Table 10.](#page-11-0) When revertive switching is enabled, re-validation of any non-selected input clock(s) will cause a new input selection according to the user-preset input priorities (revertive switch). An input switch is only done if the re-validated input has a higher priority than the currently selected reference clock.

When revertive switching is disabled, re-validation of a non-selected input clock has no impact on the clock selection. Default setting is revertive switching disabled.

Short -Term Holdover

If an LOS event is detected on the reference clock designated by the SEL[1:0] bits:

- 1. Holdover begins immediately.
- 2. ST_REF, LS_REF go low immediately.
- 3. No transitions will occur of the active REF clock; ST_SEL[1:0] does not change.
- 4. The hold-off countdown is not active.

When the designated reference clock resumes and has met the programmed validation count of consecutive rising edges:

- 1. Holdover turns off.
- 2. ST_SEL[1:0] does not change.
- 3. ST_REF returns to 1.
- LS_REF can be cleared by an SPI write of 1 to that register.

Automatic with Holdover $(nM/A[1:0] = 11)$

If an LOS event is detected on the active reference clock:

- 1. Holdover begins immediately.
- 2. Corresponding ST_REF and LS_REF go low immediately.
- 3. Hold-off countdown begins immediately.

During this time, all clocks continue to be monitored and their respective ST_CLK, LS_CLK flags are active. LOS events will be indicated on ST_CLK, LS_CLK when they occur.

If the active reference clock resumes and is validated during the hold-off countdown:

- 1. Its ST_CLK status flag will return high and the LS_CLK is available to be cleared by an SPI write of 1 to that register bit.
- 2. No transitions will occur of the active REF clock; ST_SEL[1:0] does not change. LS_REF can be cleared by an SPI write of 1 to that register.
- 3. Revertive bit has no effect during this time (whether 0 or 1).

When the hold-off countdown reaches zero.

If the active reference has resumed and has been validated during the countdown, it will maintain being the active reference clock:

- 1. ST_SEL1:0 does not change.
- 2. ST_REF returns to 1.
- 3. LS_REF can be cleared by an SPI write of 1 to that register.
- 4. Holdover turns off and the VCXO-PLL attempts to lock to the active reference clock

If the active reference has not resumed, but another (sorted by next priority) clock input CLK n is validated, then:

- 1. ST_SEL1:0 changes to the new active reference.
- 2. ST_REF returns to 1.
- 3. LS_REF can be cleared by an SPI write of 1 to that register.
- 4. Holdover turns off.

If there is no validated CLK:

- 1. ST_SEL1:0 does not change.
- 2. ST_REF remains low.
- 3. LS_REF cannot be cleared by an SPI write of 1 to that register.
- 4. Holdover remains active.

Revertive capability returns if REVS = 1.

VCXO-PLL Lock Detect (LOLV)

The VCXO-PLL lock detect circuit uses the signal phase difference at the phase detector as loss-of-lock criteria. Loss-of-lock is reported if the actual phase difference is larger than a configurable phase window set by the Φ_{MVD} and Φ_{PV} configuration bits. Configuration of the width window allows for a application-specific loss-of-lock reporting. A loss-of-lock state is reported through the nST_LOLV and nLS_LOLV status bit (see [Table 22\)](#page-23-0).

Loss-of-Lock Window Description

The selected clock input signal is the reference signal (CLK) for lock detection. The rising edge of CLK defines the reference point t₀. $\Phi_{\sf PV}$ configures the start of the lock window t_B (which occurs before t₀) and $\Phi_{\rm{MVO}}$ configures the end of the window t_E (which occurs after t₀). The width of the lock window is defined by t_E – t_B. The VCXO-PLL declares lock when the rising edge of the feedback signal (FB) is within this window, otherwise the PLL reports loss-of-lock.

CLK FB t_B to te PFD CP ÷M_{vo} LFV ÷P^V **BYPF** ÷M_{V1} 0 1 \overline{C} l K FB Input VCXO VCXO VCO Lock detected if FB in this window

Figure 3. Lock Detect Window

Table 11. t_B and t_E Calculation

[Figure 3](#page-14-0) shows that Φ_{PV} configures the begin and ΦM_{V0} the end of the window in integer multiples of PLL input and feedback periods. Both $\Phi_{\sf PV}$ and $\Phi_{\sf MV0}$ use three configuration bits with valid settings from 010 to 111 (2 to 7, decimal). This range allows configuring both t_B and t_E from 3 to 127 periods of the input signal (T_{IN}) and the feedback signal (T_{FB}), respectively, is implied.

Loss-of-Lock Window Configuration Example

With given P_V, M_{V0}, and M_{V1} divider values, select the corresponding $\Phi_{\sf PV}$ and $\Phi_{\sf MV0}$ settings from [Table 12](#page-15-0) and apply the $\Phi_{\sf PV}$ and $\Phi_{\sf MV0}$ values to the DPV[1:0] and DMV0[1:0] registers. [Table 12](#page-15-0) shows the lock window calculation formulas. For instance, if an input frequency of 245.76MHz and a P_V divider of 128 is desired, set ΦPV[1:0] to a binary value of 100 (decimal 4). This results in t_B = -61.035ns (15 periods of 4.069ns). With a VCXO-PLL (BYPF = 0) and a VCXO frequency of 122.88MHz and M_{V0} = 64, select 011 (decimal 3) resulting in t_E = 56.96ns (7 periods of 8.138ns) and an overall lock detect window of t_E – t_B = 56.96ns + 61.035ns = 118.001ns. The user may select a smaller lock detect window. For instance, a P_V divider of 128 allows to set ΦPV[1:0] to 010, 011 or 100 (decimal 2 to 4). Correspondingly, a M_{V0} divider of 64 allows Φ MV0[1:0] settings from 010 to 011 (decimal 2 to 3). With smaller settings, the lock detect window size is reduced exponentially.

 Φ PV[1:0] = 000 will set t_B to 0.5 \times T_{REF}, and Φ PV[1:0] = 001 will set t_B to 1.5 \times T_{REF}. Φ MV0[1:0] = 000 will set t_E to 0.5 \times T_{REF}, and Φ MV0[1:0] = 001 will set t_E to 1.5 \times T_{REF}.

Table 12. Recommended Lock Detector Phase Window Settings

FemtoClock NG Loss-of-Lock (LOLF)

FemtoClock NG-PLL loss-of-lock is signaled through the nST_LOLF (momentary) and nLS_LOLF (sticky, resettable) status bits and can reported as hardware signal on the LOCK output as well as an interrupt signal on the nINT output.

Channel, Output, and JESD204B Logic

Channel

Each of the four channels, A to D, consists of one to three clock outputs, and one associated to three SYSREF outputs. Each SYSREF output in a channel can be individually configured to generate JESD204B (SYSREF) signals or copy the clock signal of that channel. The fifth channel (E) consists of two clock outputs without SYSREF support in that channel.

If JESD204B/SYSREF operation is assigned to a QREF output, the channel logic controls the outputs: outputs automatically turn on and off in a SYSREF sequence. QREF outputs configured to clock operation can have individually configured output states.

Table 13. Channel Configuration^[a]

[a] $x = A$ to E

y = A0, A1, A2, B0, B1, C0, C1, D, E0, E1*;*

r = A0, A1, A2, B0, B1, C0, C1, D.

Differential Outputs

Table 14. Output Features

[a] Amplitudes are measured single-endedly. Differential amplitudes supported are 500mV, 1000mV, 1500mV and 2000mV.

[b] AC coupling and DC coupling supported.

[c] State of SYSREF outputs is controlled by an internal SYSREF state machine.

Table 15. Individual Clock Output Settings^[a]

[a] Applicable to clock outputs: QCLK_*y* and QREF_*r* outputs in clock mode (MUX_*r* = 0).

[b] Power-down modes are available for the individual channels A-E and the outputs QCLK_y (A0 to E1).

[c] Output enable is supported on each individual QCLK_*y* and QREF_*r* output.

[d] Output amplitude control is supported on each individual QCLK_*y* and QREF_*r* output.

Table 16. Individual SYSREF Output Settings^[a]

[a] Applicable QREF_r outputs when configured as SYSREF output (MUX*_r* = 1).

[b] Output amplitude should be set to a 500mV swing (A[1:0] to 01) by SPI. SYSREF output states are controlled by an internal state machine. An internal SYSREF event will automatically turn SYSREF outputs on. After the event, outputs are automatically turned off. Setting nBIAS = 1 will bias powered-off outputs to the LVDS midpoint voltage.

[c] Output (both Q, and nQ) bias the line to the differential signal cross-point voltage. Available if output is AC-coupled and set to LVDS style.

Table 17. QOSC (VCXO-PLL Output) Settings

Table 18. QREF_r Setting for JESD204B Applications

Output Phase-Delay

Output phase delay is independently supported on both clock and SYSREF outputs.

Table 19. Delay Circuit Settings^[a]

[a] Supports 12 SYSREF rising edge stops within a device clock period of 1017ps (983.04MHz), 2.034ns (491.52MHz), 4.096ns (245.76MHz), and 8.137ns (122.88MHz), respectively. Clock output inversion supported by setting phase delay to a 180° setting.

[b] Default configuration (all delay settings = 0). Φ_{REF} *coarse delay values are exact, fine delay value vary over PVT by ±20%.*

Configuration for JESD204B Operation

Synchronizing SYSREF and Clock Output Dividers

The SYNC[6:0] divider controls the release of SYSREF pulses at coincident QCLK_y clock edges. For SYSREF operation, set the SYNC divider value to the least common multiple of the clock divider values N_x (*x* = A to E). For instance, if N_A = N_B = ÷2, N_C = N_D = ÷3, N_E = ÷4, set the SYNC divider to \div 12.

SYSREF Generation

A SYSREF event is the generation of one or more consecutive pulses on the QREF outputs. An event can be triggered by SPI commands or by a signal-transition on the EXT_SYS input. The number of SYSREF pulses generated is programmable from 1 to 255. The SYSREF signal can also be programmed to be continuous. The SYSREF pulse rate is configurable to the frequencies shown in [Table 20.](#page-20-0) SYSREF output pulses are aligned to coincident rising clock edges of the clock outputs QCLK_*y*. Device settings for phase alignment between QCLK*_y* and QREF*_r* outputs is detailed in the section, [QCLK to QREF Phase Alignment.](#page-22-0) The following SYSREF pulse generation modes are available and configurable by SPI:

- Counted pulse mode: 1 to 255 pulses are generated by the device. SYSREF activity stops automatically after the transmission of the selected number of pulses and the QREF output powers down.
- Continuous mode. The SYSREF signal is a clock signal.

The generation of SYSREF pulses is configured by SPI commands and is available after the initial setup of output clock divider and QREF phase delay stages. A SYSREF event will automatically turn on the SYSREF outputs. After the event, SYSREF outputs are automatically turned off (power-down). SYSREF outputs with the nBIAS bit set high will bias the outputs at the LVDS crosspoint voltage level (requires $BIAS_TYPE = 1$).

Table 20. SYSREF Generation^[a]

[a] SRO and SRPC are global settings.

Internal SYSREF Generation

SYSREF generation is set to internal (SRG = 0). The SRO setting defines if SYSREF pulses are counted or continuous and the NS[6:0] divider sets the frequency. In counted pulse mode, the SRPC register contains the number of pulses to generate. Any number from 1 to 255 pulses may be generated. SYSREF pulses are generated upon completion of the SPI command RS (SYSREF release). Setting RS activates the SYSREF outputs, loads the number of pulses from the SRPC register and starts the generation of SYSREF pulses synchronized to the incident edge of the clock signals. After the programmed number of pulses are generated, SYSREF outputs will go into logic low state or bias the output voltage to the static LVDS crosspoint level (see [Table 18](#page-18-0) for settings and details). In continuous mode, SYSREF is a clock signal and the content of the SRPC signal is ignored.

External SYSREF Generation

SYSREF generation is set to external (SRG = 1): SYSREF pulses are generated in response to the detection of a rising edge at the EXT_SYS input. The EXT_SYS input rising edge releases SYSREF pulses. Both SRO and SRPC register settings apply as in internal SYSREF generation mode for generating single shot and repetitive SYSREF output signals. Set RS = 1 to prepare for SYSREF generation; the generation of SYSRE pulses is triggered by a rising edge at EXT_SYS pin.

QCLK to QREF (SYSREF) Phase Alignment

[Figure 4](#page-22-0) and [Table 21](#page-22-1) show how to achieve output phase alignment between the QCLK_*y* clock and the QREF_*r* SYSREF outputs. Output phase will be different for different N_x dividers. For a given example in [Figure 4](#page-22-0), the closest (smallest phase error) output alignment is achieved by setting the clock phase delay register Φ_{QCLK} y to 0x00, the coarse SYSREF output phase delay register Φ_{REF} , to 0x01, fine SYSREF delay to Φ REF_F_r = 1 and the global Φ _{RFF, S} delay register to 0x29. With a SYSREF phase delay setting of Φ _{RFF} $\frac{1}{r}$ = 0x01, Φ REF_F_r = 0, the QREF_*r* output phase is in advance of the QCLK_y phase, which is applicable in JESD204B application. Phase delay settings and propagation delays are dependent on the clock and SYSREF frequency dividers, but independent of the SYSREF generation mode (SRG = 0 or SRG = 1). Recommended phase delay setting for several device configurations are shown in [Table 21.](#page-22-1)

Table 21. Recommended Delay Settings for Closest Clock-SYSREF Output Phase Alignment^[a]

[a] QCLK and QREF outputs are aligned on the incident edge.

Deterministic Phase Relationship and Phase Alignment

Input to output delay is deterministic when the device is configured as dual PLL with the BYPV = 0, BYPF = 1 (PLL feedback path through M_{V0} \times M_{V1}). Refer to the application note [AN-952: 8V19N480/490 Design Guide for JESD204B Output Phase Alignment and Termination](www.idt.com/document/apn/952-8v19n480490-design-guide-jesd204b-output-phase-alignment-and-termination) for additional information on phase alignment, termination and coupling techniques.

Status Conditions & Interrupts

The device has an interrupt output to signal changes in status conditions. The devices have several conditions that can indicate faults and status changes in the operation of the device. These are shown in [Table 22](#page-23-0), and can be monitored directly in the status registers. Status bits (named: ST_*condition*) are read-only and reflect the momentary device status at the time of read-access. Several status bits are also copied into latched bit positions (named: LS *condition*). The latched version is controlled by the corresponding fault and status conditions and remains set ("sticky") until reset by the user by writing "1" to the status register bit. The reset of the status condition only has an effect if the corresponding fault condition is removed, otherwise, the status bit will set again. Setting a status bit on several latched registers can be programmed to generate an interrupt signal (nINT) via settings in the Interrupt Enable bits (named: IE_*condition*). A setting of ì0î in any of these bits will mask the corresponding latched status bits from affecting the interrupt status pin. Setting all IE bits to 0 has the effect of disabling interrupts from the device. Interrupts are cleared by resetting the appropriate bit(s) in the latched register after the underlying fault condition has been resolved. When all valid interrupt sources have been cleared in this manner, this will release the nINT output until the next unmasked fault.

Table 22. Status Bit Functions

[a] If the VCXO-PLL is bypassed by setting BYPV = 1, VCXO-PLL lock status is blocked from affecting the LOCK pin.

[b] Manual and short-term holdover mode: 0 indicates if the reference selected by SEL[1:0] is lost, 1 if not lost. Automatic with holdover mode: 0 indicates the reference is lost and while still in holdover, or no valid CLK[3:0]. Automatic mode: 0 indicates no valid CLK[3:0].

Table 23. LOCK Output Function

[a] If the VCXO-PLL is bypassed by setting BYPV = 1, VCXO-PLL lock status is blocked from affecting the LOCK. pin.

Device Startup, Reset, and Synchronization

At startup, an internal POR (power-on reset) resets the device and sets all register bits to their default value. The device forces the VCXO control voltage at the LFV pin to half of the power supply voltage to center the VCXO-frequency. In the default configuration the QCLK_*y* and QREF_*r* outputs are disabled at startup.

Recommended Configuration Sequence

- 1. (Optional) set the value of the CPOL register bit to define the SPI read mode, so that SPI settings can be validated by subsequent SPI read accesses.
- 2. Configure all PLL settings, output divider and delay circuits as well as other device configurations:
	- a. BYPF and BYPV for the desired PLL operation mode and configure the PLL dividers P_V, M_{V0}, M_{V1}, M_F and P_F as required to achieve PLL lock (see [Table 2](#page-6-0) for details).
	- b. VCXO-PLL lock detect window by configuring the phase settings $\Phi \mathsf{M}_{\mathsf{V} \mathsf{0}}$ and $\Phi \mathsf{P}_\mathsf{V}.$
	- c. Charge pump currents for both PLLs (CPV[4:0] and CPF[4:0]) and POLV for the desired VCXO polarity.
	- d. (optional) OSVEN and OFFSET[4:0] for the VCXO-PLL static phase offset.
	- e. Channel dividers (see [Table 8\)](#page-9-1).
	- f. MUX_*r* for the desired operation of the QREF_*r* outputs.
	- g. QCLK_y, QREF_r and QOSC output features such as desired output power-down state, style and amplitude.
	- h. Desired input selection and monitoring modes: this involves nM/A[1:0] and SEL[1:0] for input selection. In any of the automatic modes, configure PRIO[1:0]_*n*, and REVS. Configure the CNTH[7:0], CNTR[1:0] counters for the desired holdover characteristics and DIV4_VAL, CNTV[1:0] for input revalidation if applicable to the operation mode.
	- i. Individual $\Phi_{\sf CLK}_x$ and $\Phi_{\sf REF}_r$ registers and the global delay $\Phi_{\sf REF}_S$ register for the desired phase delay between clock and SYSREF outputs; (see [QCLK to QREF \(SYSREF\) Phase Alignment\)](#page-21-0).
	- j. Interrupt enable configuration bits IE_*status_condition*, as desired for fault reporting on the nINT output.
- 3. For SYSREF operation:
	- a. Configure the N_S and SYNC divider as described in, [Synchronizing SYSREF and Clock Output Dividers](#page-19-0).
	- b. Configure the SYSREF registers SRG, SRO and SRPC[7:0] according to the desired SYSREF operation.
- 4. Set the initialization bit INIT_CLK. This will initiate all divider and delay circuits and synchronize them to each other. The INIT_CLK bit will self-clear.
- 5. Set both the RELOCK bit and PB_CAL bit. This step should not be combined with the previous step (setting INIT_CLK) in a multi SPI-byte register access. Both bits will self-clear.
- 6. Clear the FVCV bit to release the VCXO control voltage and VCXO-PLL will attempt to lock to the input clock signal starting from its center frequency.
- 7. Clear the status flags.

- 8. At this point, the basic configuration of the registers 0x00 to 0x73 should be completed and the SPI transfer ended (set nCS to high level).
- 9. In a separate SPI write access, enable the outputs as desired by accessing the output-enable registers 0x74 and 0x76.

10. For SYSREF operation, see Step 9, [SYSREF Frequency Divider, Delay and Starting/Re-Starting SYSREF Pulse Sequences](#page-25-0).

Reserved registers and registers in the address range 0x78 to 0xFF should not be used. Do not write into any registers in the 0x78 to 0xFF range.

Changing Frequency Dividers and Phase Delay Values

Clock Frequency Divider and Delay

The following procedure has to be applied for a change of a clock divider and phase delay value N_{A-F}, and Φ _{CLKA-F}:

- 1. (Optional) set the value of the CPOL register to define the SPI read mode, so that SPI settings can be validated by subsequent SPI read accesses.
- 2. (Optional) disable the outputs whose frequency divider or delay value is changed.
- 3. Configure the N_{A-F} dividers and the delay circuits Φ _{CI KA-F} to the desired new values.
- 4. (Optional) configure the SYNC divider if required for synchronization between clock and SYSREF signals.
- 5. Set the initialization bit INIT CLK. This will initiate all divider and delay circuits and synchronize them to each other. The INIT CLK bit will self-clear. During this initialization step, all QCLK_y and QREF_*r* outputs are reset to the logic low state.
- 6. Set the RELOCK bit. This step should not be combined with the setting INIT CLK in a multi SPI-byte register access. Bit will self-clear.
- 7. (Optional) enable the outputs whose frequency divider was changed.

SYSREF Frequency Divider, Delay and Starting/Re-Starting SYSREF Pulse Sequences

The following procedure has to be applied for a change of a SYSREF divider and phase delay value N_S and $\Phi_{\sf REF_S}$:

- 1. (Optional) set the value of the CPOL register to define the SPI read mode, so that SPI settings can be validated by subsequent SPI read accesses.
- 2. (Optional) disable the outputs whose frequency divider or delay value is changed.
- 3. Configure any N_S divider and any delay circuits $\Phi_{\sf REF_S}$ to their desired new values.
- 4. Configure the SYNC divider if required for synchronization between clock and SYSREF signals.
- 5. Set the initialization bit INIT_CLK. This will initiate all divider and delay circuits and synchronize them to each other. The INIT_CLK bit will self-clear. During this initialization step, all QCLK_y and QREF_*r* outputs are reset to the logic low state.
- 6. Set the RELOCK bit. This step should not be combined with the setting INIT_CLK in a multi SPI-byte register access. Bit will self-clear.
- 7. Set the SRO bit to counted pulse mode, or to continue pulse mode, as desired.
- 8. (Optional) enable the outputs whose frequency divider was changed.
- 9. For SYSREF operation, set the RS bit to start (or re-start) generating the configured number of SYSREF pulses.
	- a. In internal SYSREF generation mode (SRG = 0) the SYSREF pulses are generated as a result of setting the RS bit. Set RS for each repeated SYSREF generation.
	- b. In external SYSREF mode the SYSREF pulses are generated at the next rising edge of the EXT_SYS input. Set RS before each rising edge at the EXT_SYS input.

SPI Int erfac e

The device has a 3-wire serial control port capable of responding as a slave in an SPI configuration to allow read and write access to any of the internal registers for device programming or read back. The SPI interface consists of the SCLK (clock), SDAT (serial data input and output), and nCS (chip select) pins. A data transfer consists any integer multiple of 8 bits and is always initiated by the SPI master on the bus. Internal register data is organized in SPI bytes of 8 bit each.

If nCS is at logic high, the SDAT data I/O is in high-impedance state and the SPI interface of the device is disabled.

In a write operation, data on SDAT will be clocked in on the rising edge of SCLK. In a read operation, data on SDAT will be clocked out on the falling or rising edge of SCLK depending on the CPOL setting (CPOL = 0: output data changes on the falling edge, CPOL = 1: output data changes on the rising edge).

Starting a data transfer requires nCS to set and hold at logic low level during the entire transfer. Setting nCS = 0 will enable the SPI interface with SDAT in data input mode. The master must initiate the first 8-bit transfer. The first bit presented to the slave is the direction bit R/nW (1 = Read, 0 = Write) and the following seven bits are the address bits A[0:6] pointing to an internal register in the address space 0 to 127. Data is presented with the LSB (least significant bit) first.

Read operation from an internal register: A read operation starts with an 8 bit transfer from the master to the slave: SDAT is clocked on the rising edge of SCLK. The first bit is the direction bit R/nW which must be to "1" to indicate a read transfer, followed by seven address bits A[0:6]. After the first 8 bits are clocked into SDAT, the SDAT I/O changes to output: The register content addressed by A[0:6] is loaded into the shift register and the next eight SCLK *falling* (CPOL = 1) clock cycles will then present the loaded register data on the SDAT output and transfer these to the master. Transfers must be completed by de-asserting nCS after any multiple 8 of SCLK cycles. If nCS is de-asserted at any other number of SCLKs, the SPI behavior is undefined. SPI byte (8 bit) and back-to-back read transfers of multiple registers are supported with an address auto-increment. During multiple transfers, nCS must stay at logic low level and SDAT will present multiple registers (A), (A +1), (A +2), etc. with each eight SCLK cycles. During SPI Read operations, the user may continue to hold nCS low and provide further bytes of data for up to a total of 127 bytes in a single block read.

Write operation to a device register: During a write transfer, an SPI master transfers one or more bytes of data into the internal registers of the device. A write transfer starts by asserting nCS to low logic level. The first bit presented by the master must set the direction bit R/nW to 0 (Write) and the seven address bits A[0:6] must contain the 7-bit register address. Bits D0 to D7 contain 8 bit of payload data, which is written into the register addressed by A[0:6] at the end of a 8-bit write transfer. Multiple, subsequent register transfers from the master to the slave are supported by holding nCS asserted at logic low level during write transfers. The 7 bit register address will auto-increment. Transfers must be completed by de-asserting nCS after any multiple eight of SCLK cycles. If nCS is de-asserted at any other number of SCLKs, the SPI behavior is undefined.

End of transfer: After nCS is de-asserted to logic "1", the SPI bus is available to transfers to other slaves on the SPI bus. The READ ([Figure 5\)](#page-27-0) and WRITE ([Figure 6\)](#page-27-1) diagrams display the transfer of two bytes of data from and into registers.

Registers 0x78 to 0xFF. Registers in the address range 0x78 to 0xFF should not be used. Do not write into any registers in the 0x78 to 0xFF range.

Figure 6. Logic Diagram: WRITE Data into Registers 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 **SCLK** nCS SDAT | Hi-Imp | 0 |A0 |A1 |A2 |A3 |A4 |A5 |A6 |D0 |D1 |D2 |D3 |D4 |D5 |D6 |D7 |D0 |D1 |D2 |D3 |D4 |D5 |D6 |D7 | Hi-Imp Φ Input nW=0, 7-bit Address | Input Register Data (Address) | Input Register Data (Address+1)

Table 24. SPI Read / Write Cycle Timing Parameters

Figure 7. SPI Timing Diagram

High Impedance

Table 25. Serial Interface Logic Voltage

SELSV	SPI Interface (SCLK, SDAT, nCS, EXT_SYS) Logic Voltage		
0 (default)	1.8V		
	3.3V		

Register Descriptions

List of Registers

Table 26. Configuration Registers

Table 26. Configuration Registers (Cont.)

Table 26. Configuration Registers (Cont.)

Register Descriptions

This section contains all addressable registers, sorted by function, followed for a detailed description of each bit field for each register. Several functional blocks with multiple instances in this device have individual registers controlling their settings, but since the registers have an identical format and bit meaning, they are described only once, with an additional table to indicate their addresses and default values. All writable register fields will come up with a default values as indicated in the *factory defaults* column unless altered by values loaded from non-volatile storage during the initialization sequence.

Fixed read-only bits will have defaults as indicated in their specific register descriptions. Read-only status bits will reflect valid status of the conditions they are designed to monitor once the internal power-up reset has been released. Unused registers and bit positions are Reserved. Reserved bit fields may be used for internal debug test and debug functions.

Channel and Clock Output Registers

The content of the channel register and clock output registers set the channel state, the clock divider, the QCLK output state and clock phase delay.

Table 27. Channel and Clock Output Register Bit Field Locations

Table 28. Channel and Clock Output Register Descriptions^[a]

[a] *x* = A, B, C, D, E;

y = A0, A1, A2, B0, B1, C0, C1, D, E0, E1; r = A0, A1, A2, B0, B1, C0, C1, D.

QREF Output State Registers

The content of the output registers set the output frequency and divider, several output states, the power state, the output style and amplitude.

Table 29. QREF Output State Register Bit Field Locations^[a]

[a] *x* = A, B, C, D, E;

y = A0, A1, A2, B0, B1, C0, C1, D, E0, E1;

r = A0, A1, A2, B0, B1, C0, C1, D.

Table 30. QREF Output State Register Descriptions^[a] (Cont.)

[a] *x* = A, B, C, D, E;

y = A0, A1, A2, B0, B1, C0, C1, D, E0, E1;

 $r = A0, A1, A2, B0, B1, C0, C1, D$.

PLL Frequency Divider Registers

Table 31. PLL Frequency Divider Register Bit Field Locations

Table 32. PLL Frequency Divider Register Descriptions (Cont.)

VCXO-PLL Control Registers

Table 33. VCXO-PLL Control Register Bit Field Locations

Table 34. VCXO-PLL Control Register Descriptions

Input Selection Mode Registers

Table 35. Input Selection Mode Register Bit Field Locations

Table 36. Input Selection Mode Register Descriptions

SYSREF Control Registers

Table 37. SYSREF Control Register Bit Field Locations

Table 38. SYSREF Control Register Descriptions

Table 38. SYSREF Control Register Descriptions (Cont.)

Status Registers

Table 39. Status Register Bit Field Locations

Table 40. Status Register Descriptions^[a]

Table 40. Status Register Descriptions^[a] (Cont.)

Table 40. Status Register Descriptions^[a] (Cont.)

[a] CLK*n =* CLK0, CLK1, CLK2, CLK3.

General Control Registers

Table 41. General Control Register Bit Field Locations

Table 42. General Control Register Descriptions

Electrical Characteristics

Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the 8V19N490-24 at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 43. Absolute Maximum Ratings

[a] According to JEDEC JS-001-2012/JESD22-C101.

Input Characteristics

[a] Guaranteed by design.

DC Characteristics

Table 45. Power Supply DC Characteristics, $V_{DD_V} = 3.3V \pm 5\%$ $V_{DD_V} = 3.3V \pm 5\%$ $V_{DD_V} = 3.3V \pm 5\%$, $T_A = -40\degree C$ to $+85\degree C$

Table 46. 8V19N490-24 Typical Power Supply DC Current Characteristics, V_{[DD_V](#page-76-1)} = 3.3V \pm 5%, T_A = -40°C to +85°C^[a]

Table 46. 8V19N490-24 Typical Power Supply DC Current Characteristics, V_{DD_V} = 3.3V ± 5%, T_A = -40°C to +85°C^[a]

[a] Configuration: f_{CLK} (input) = 122.88MHz, f_{SVSREF} = 7.68MHz, internal SYSREF generation (continuous), QA[2:0] = 2457.6MHz, QB[1:0] = 245.76MHz, QC[1:0] = 245.76MHz, QD = 491.52MHz, QE[1:0] = 122.88MHz). QCLK_y outputs terminated according to amplitude settings. QREF_*r* outputs unterminated when SYSREF is turned off.

[b] Includes total device power consumption and the power dissipated in external output termination components.

Table 47. LVCMOS DC Characteristics, $V_{DD_V} = 3.3V \pm 5\%$ $V_{DD_V} = 3.3V \pm 5\%$ $V_{DD_V} = 3.3V \pm 5\%$, $T_A = -40\degree C$ to $+85\degree C$

Table 47. LVCMOS DC Characteristics, $V_{DD_V} = 3.3V \pm 5\%$, $T_A = -40\degree C$ to $+85\degree C$ (Cont.)

Table 48. Differential Input DC Characteristics, $V_{DD_V} = 3.3V \pm 5\%$ $V_{DD_V} = 3.3V \pm 5\%$ $V_{DD_V} = 3.3V \pm 5\%$, $T_A = -40\degree C$ to $+85\degree C$

[a] Non-Inverting inputs: CLK_n, OSC.

[b] Inverting inputs: nCLK_n, nOSC.

Table 49. LVPECL DC Characteristics (QCLK_y, QREF_r, STYLE = 1), V_{DD_V} V_{DD_V} V_{DD_V} = 3.3V ±5%, T_A = -40°C to +85°C

[a] Outputs terminated with 50 Ω to V_{[DD_V](#page-76-1)} – 1.5V (250mV amplitude setting), V_{DD_V} – 1.75V (500mV amplitude setting), V_{DD_V} – 2.0V (750mV amplitude setting), V_{[DD_V](#page-76-1)} – 2.25V (1000mV amplitude setting).

[a] V_{OS} changes with V_{DD_V} V_{DD_V} V_{DD_V} .

AC Characteristics

Table 51.AC Characteristics, V_{[DD_V](#page-76-1)} = 3.3V ±5%, T_A = -40℃ to +85℃^{[a] [b]}

Table 51.AC Characteristics, V_{DD_V} = 3.3V ±5%, T_A = -40℃ to +85℃^{[a] [b]} (Cont.)

Table 51.AC Characteristics, V_{DD_V} = 3.3V ±5%, T_A = -40℃ to +85℃^{[a] [b]} (Cont.)

Table 51.AC Characteristics, V_{DD_V} = 3.3V ±5%, T_A = -40℃ to +85℃^{[a] [b]} (Cont.)

[a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

[b] VCXO-PLL bandwidth = 100Hz.

[c] Minimum input frequency for the loss the input reference detector is f_{VCO}/M_{V1} (maximum).

[d] RMS frequency error, measured at any QCLK_*y* output, caused by Gaussian noise. Weighted with a 1ms low pass time window filter.

[e] V_{II} should not be less than -0.3V and V_{IH} should not be greater than V_{DD} $_{\text{V}}$.

[f] Common Mode Input Voltage is defined as the cross-point voltage.

[g] LVPECL outputs terminated with 50 Ω to V_{[DD_V](#page-76-0)} – 1.5V (250mV amplitude setting), V_{DD_V} – 1.75V (500mV amplitude setting), V_{DD_V} – 2.0V (750mV amplitude setting), V_{DD} $_V$ – 2.25V (1000mV amplitude setting).

[h] LVDS outputs terminated 100Ω across terminals.

[i] This parameter is defined in accordance with JEDEC standard 65.

[j] Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.

[k] Align QCLK_*y* to QREF_*r* outputs according to [Recommended Delay Settings for Closest Clock-SYSREF Output Phase Alignment.](#page-22-0)

[l] SYSREF frequencies: 30.72MHz, 15.36MHz, 7.68MHz.

[m] SYSREF External trigger mode, BYPV = 0, BYPF = 1 (PLL feedback through M_{V0} and M_{V1}), P_{V0} = \div 1024, M_{V0} = \div 1024, M_{V1} = \div 12, N_S = \div 384, SYNC = \div 12, f_{IN} = 245.76MHz (see [Figure 8](#page-65-1)).

Table 52. Clock Phase Noise Characteristics, V_{[DD_V](#page-76-1)} = 3.3V ±5%, T_A= -40°C to +85°C ^{[a] [b] [c]}

Table 52. Clock Phase Noise Characteristics, V_{DD_V} = 3.3V ±5%, T_A = -40°C to +85°C ^{[a] [b] [c]} (Cont.)

[a] Phase noise and spurious specifications apply for device operation with QREF_*r* outputs inactive (no SYSREF pulses generated). Phase noise specifications are applicable for all outputs active, Nx not equal.

[b] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

[c] Phase noise characteristics at lower frequency offsets (10Hz ~1kHz) is primarily a function of the VCXO phase noise: VCXO characteristics: f = [122.88MHz; phase noise: -80dBc/Hz\(10Hz\), -113dBc/Hz\(100Hz\), -141dBc/Hz\(1kHz\), -157dBc/Hz\(10kHz\), -160dBc/Hz\(100kHz\):](#page-65-2).

Table 53. <code>SYSREF</code> Phase Noise Characteristics, V_{[DD_V](#page-76-1)} = 3.3V ±5%, T_A = -40°C to +85°C ^{[a] [b]}

[a] Phase noise is measured as additive phase noise contribution by the device on all SYSREF outputs, dividers and channel logic. SYSREF signals measured as continued clock signal. Clock signals (QCLK) are turned on.

[b] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

[c] Measured as sum of all spurious amplitudes in one side band in the offset frequency range above 500Hz, excluding the harmonics of the fundamental frequency of $n \times f_{\text{SYSREF}}$ (e.g. $n \times 7.68$ MHz).

Table 54. 8V19N490-24 AC Characteristics: Typical QCLK_y Output Amplitude, V_{[DD_V](#page-76-1)} = 3.3V, T_A = 85°C^[a]

[a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

[b] LVPECL outputs terminated with 50 Ω to V_{DD V} – 1.5V (250mV amplitude setting), V_{DD V} – 1.75V (500mV amplitude setting), V_{DD-V} – 2.0V (750mV amplitude setting), V_{DD-V} – 2.25V (1000mV amplitude setting).

[c] LVDS outputs terminated 100Ω across terminals.

Clock Phase Noise Characteristics

Measurement conditions for phase noise characteristics:

- ▪ VCXO characteristics: f = 122.88MHz; phase noise: -80dBc/Hz(10Hz), -113dBc/Hz(100Hz), -141dBc/Hz(1kHz), -157dBc/Hz(10kHz), -160dBc/Hz(100kHz):
- Input frequency: 245.76MHz
- I_{CPV} VCXO-PLL charge pump current: 0.2mA
- VCXO-PLL bandwidth: 6Hz
- \blacksquare I_{CPF} FemtoClock NG charge pump current: 1.4mA
- FemtoClock NG PLL bandwidth: 111kHz
- $V_{DD_V} = 3.3V$ $V_{DD_V} = 3.3V$ $V_{DD_V} = 3.3V$, T_A = 25^oC

Figure 9. 2457.6MHz Output Phase Noise

Figure 10. 491.52MHz Output Phase Noise

Figure 11. 245.76MHz Output Phase Noise

Application Information

Pow er Supply Design and Recommend Application Schematics

Careful power supply and board design is required for best possible AC performance including phase noise and spurious suppression. The analog power supply pins VDD_OSC, VDD_CP, VDD_CPF, VDD_LCF and VDD_LCV require a very clean power supply isolated from the output power supply (VDD_QCLK_y and VDD_QREF_r). Output power supplies should be isolated from each other. The VDD_LCF power supply pin must be supplied by a low-noise LDO with a noise voltage of <6µV or lower. Please refer to the *8V19N490 Hardware Design Guide* for information about power supply and isolation, loop filter design for VCXO and VCO, schematics, input and output interfaces/terminations and an example schematics.

Termination for QCLK y , QREF r LVDS Outputs (STYLE = 0)

[Figure 12](#page-69-0) shows an example termination for the QCLK_*y,* QREF_*r* LVDS outputs. In this example, the characteristic transmission line impedance is 50 Ω . The termination resistor R (100 Ω) is matched to the line impedance. The termination resistor must be placed at the end of the transmission line. No external termination resistor is required if R is an internal part of the receiver circuit. The LVDS termination in [Figure 12](#page-69-0) is applicable for any output amplitude setting specified in [Table 15](#page-17-0).

Figure 12. LVDS (SYLE = 0) Output Termination

AC Termination for QCLK y , QREF r LVDS Outputs (STYLE = 0)

[Figure 13](#page-69-1) and [Figure 14](#page-70-0) show AC termination examples for the QCLK_*y,* QREF_*r* LVDS outputs. In the examples, the characteristic transmission line impedance is 50 Ω . In [Figure 13](#page-69-1), the termination resistor R (100 Ω) is placed at the end of the transmission line. No external termination resistor is required if R is an internal part of the receiver circuit, which is shown in [Figure 12](#page-69-0). The LVDS terminations in both [Figure 13](#page-69-1) and [Figure 14](#page-70-0) are applicable for any output amplitude setting specified in [Table 15](#page-17-0). The receiver input should be re-biased according to its common mode range specifications.

Figure 13. LVDS (SYLE = 0) AC Output Termination

Figure 14. LVDS (SYLE = 0) AC Output Termination

Termination for QCLK y , QREF r LVPECL Outputs (STYLE = 1)

[Figure 15](#page-70-1) shows an example termination for the QCLK_*y,* QREF_*r* LVPECL outputs. In this example, the characteristic transmission line impedance is 50 Ω . The R1 (50 Ω) and R2 (50 Ω) resistors are matched load terminations. The output is terminated to the termination voltage $\rm V_T$. The $\rm V_T$ must be set according to the output amplitude setting defined in [Table 15](#page-17-0). The termination resistors must be placed close to the end of the transmission line.

Figure 15. LVPECL (STYLE $= 1$) Output Termination

Thermal Characteristics

Table 55. Thermal Characteristics for the 100 CABGA package^[a]

[a] Standard JEDEC 2S2P multilayer PCB.

[b] Thermal model where the heat dissipated in the component is conducted through the board. T_B is measured on or near the component lead.

[c] Thermal model where the majority of the heat dissipates through the board and a minority through the top of the package. ${\mathsf T}_{\mathsf B}$ is measured on or near the component lead.

Tem perat ure Considerat ions

The device supports applications in a natural convection environment as long as the junction temperature does not exceed the specified junction temperature T_J. In applications where the heat dissipates through the PCB, $\Theta_{\rm JB}$ is the correct metric to calculate the junction temperature. Ψ_{JB} is the right metric in all other applications where the majority of the heat dissipates through the board (80%) and a minority (20%) through the top of the device. The following calculation uses the junction-to-board thermal characterization parameter Θ_{JB} to calculate the junction temperature (T_J). Care must be taken to not exceed the maximum allowed junction temperature T_J of 125 °C.

The junction temperature $\sf T_J$ is calculated using the following equation: $\sf T_J$ = $\sf T_B$ + $\sf P_{TOT}$ \times Ψ_{JB}

where:

- - T_J is the junction temperature at steady state conditions in $^{\circ} \text{C}$
- $-$ T_B is the board temperature at steady state condition in °C, measured on or near the component lead
- Ψ_{JB} is the thermal characterization parameter to report the difference between T_J and T_B
- \blacksquare P_{TOT} is the total device power dissipation

The 8V19N490-24 maximum power dissipation scenario: With the maximum allowed junction temperature and the maximum device power consumption and at the max supply voltage of 3.3V + 5%, the maximum supported board temperature can be determined. In the device configuration for the maximum power consumption, I_{DD-V} is 1375mA (see [Table 45](#page-54-0)). In this configuration, all outputs are active and configured to LVDS, the output amplitude is set to 1000mV (QOSC: 750, V amplitude) and outputs use a 100 Ω termination:

- **•** Total system power dissipation (incl. termination resistor power): $P_{TOT} = V_{DD}$ _{V, MAX} \times I_{DD} _{V, MAX} = 3.465V \times 1375mA = 4.7643W
- **Total device power dissipation (excluding termination resistor power):** P_{TOT} **= 4.7643W**

In this scenario and with the Ψ_{JB} thermal model, the maximum supported board temperature is:

$$
T_{B, MAX} = T_{J, MAX} - \Psi_{JB} \times P_{TOT}
$$

- \blacksquare T_{B, MAX} = 125°C 6.43°C/W \times 4.7643W
- \blacksquare T_{B, MAX} = 94.4 °C
Application using the device at the maximum power dissipation must keep the board temperature below 93.9°C.

Application power dissipation scenarios: Applications may use device settings that result in a lower power dissipation than the maximum power scenario. The device is a multi-functional, high-speed device that targets a variety of applications. Since this device is highly programmable with a broad range of settings and configurations, the power consumption will vary as settings and configurations are changed. [Table 45](#page-54-0) shows the typical current consumption and total device power consumption along with the junction temperature for the 6 test cases shown in [Table 46.](#page-54-1) The table also displays the maximum board temperature for the Θ_{JB} model.

Table 56. Typical Device Power Dissipation and Junction Temperature

[a] For device settings (see [Table 46\)](#page-54-1)).

[b] Junction temperature at board temperature $T_B = 85^{\circ}$ C.

[c] Maximum board temperature for junction temperature <125°C.

Package Drawings

Figure 16. Package Drawings

Recommended Land Pattern

Figure 17. Recommended Land Pattern

Mark ing Diagram

Figure 18. Mark ing Diagram

 \bullet LOT COO

1. Line 1 indicates the part number.

2. Line 2 indicates the part number suffix

- 2. Line 3:
	- ìYYWWî is the last digit of the year and week that the part was assembled.
	- #: denotes sequential lot number.
	- \$: denotes mark code.

Ordering Information

Revision History

Glossary

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,

Koto-ku, Tokyo 135-0061, Japan

Koto-ku, Tokyo 135-0061, Japan www.renesas.com office, please visit:

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales www.renesas.com/contact/