## <u>MOSFET</u> – POWERTRENCH<sup>®</sup>, P-Channel

### -30 V, -122 A, 3.2 $\textbf{m}\Omega$

#### **General Description**

The FDMS6681Z has been designed to minimize losses in load switch applications. Advancements in both silicon and package technologies have been combined to offer the lowest  $r_{DS(on)}$  and ESD protection.

#### Features

- Max  $r_{DS(on)} = 3.2 \text{ m}\Omega$  at  $V_{GS} = -10 \text{ V}$ ,  $I_D = -21.1 \text{ A}$
- Max  $r_{DS(on)} = 5.0 \text{ m}\Omega$  at  $V_{GS} = -4.5 \text{ V}$ ,  $I_D = -15.7 \text{ A}$
- Advanced Package and Silicon Combination for Low  $r_{\text{DS}(\text{on})}$
- HBM ESD Protection Level of 8 kV Typical (Note 3)
- MSL1 Robust Package Design
- RoHS Compliant

#### Applications

- Load Switch in Notebook and Server
- Notebook Battery Pack Power Management

#### MOSFET MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit		
V <sub>DS</sub>	Drain to Source Voltage	-30	V		
V <sub>GS</sub>	Gate to Source Voltage	±25	V		
Ι <sub>D</sub>	Drain Current – Continuous $T_C = 25^{\circ}C$ (Note 5)	–122 A			
	– Continuous T <sub>C</sub> = 100°C (Note 5)	-77			
	– Continuous T <sub>A</sub> = 25°C (Note 1a)	-21.1			
	– Pulsed (Note 4)	-600			
PD	Power dissipation $T_C = 25^{\circ}C$		W		
	Power dissipation $T_A = 25^{\circ}C$ (Note 1a)	2.5			
T <sub>J,</sub> T <sub>STG</sub>	Operating and Storage Junction Temperature Range	–55 to +150	°C		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


#### THERMAL CHARACTERISTICS


Symbol	Parameter	Ratings	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case	1.7	°C/W
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient (Note 1a)	50	



#### **ON Semiconductor®**


#### www.onsemi.com





Power 56 (PQFN8) CASE 483AE

#### MARKING DIAGRAM



ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

© Semiconductor Components Industries, LLC, 2009 May, 2019 – Rev. 3

#### PACKAGE MARKING AND ORDERING INFORMATION

**Reverse Recovery Time** 

Reverse Recovery Charge

t<sub>rr</sub>

Qrr

Device Marking	Device	Package	Shipping <sup>†</sup>
FDMS6681Z	FDMS6681Z	Power 56	3000 Units/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS	-				
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D$ = -250 $\mu$ A, V <sub>GS</sub> = 0 V	-30			V
$\frac{\Delta \text{BV}_{\text{DSS}}}{\Delta \text{T}_{\text{J}}}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu$ A, referenced to $25^{\circ}$ C		20		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$			-1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS}$ = ±25 V, $V_{DS}$ = 0 V			±10	μA
ON CHARA	CTERISTICS					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = -250 \ \mu A$	-1	-1.7	-3	V
$\frac{\Delta V_{\text{GS(th)}}}{\Delta T_{\text{J}}}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$ , referenced to $25^{\circ}\text{C}$		-7		mV/°C
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = -10 \text{ V}, \text{ I}_{D} = -22.1 \text{ A}$		2.7	3.2	mΩ
		$V_{GS} = -4.5$ V, $I_D = -15.7$ A		4.0	5.0	
		$V_{GS}$ = -10 V, I <sub>D</sub> = -22.1 A, T <sub>J</sub> = 125°C		3.9	5.0	
<b>9</b> FS	Forward Transconductance	$V_{DD} = -10 \text{ V}, \text{ I}_{D} = -22.1 \text{ A}$		143		S
DYNAMIC C	HARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	$V_{DS}$ = -15 V, $V_{GS}$ = 0 V, f = 1MHz		7803	10380	pF
C <sub>oss</sub>	Output Capacitance	7		1540	2050	
C <sub>rss</sub>	Reverse Transfer Capacitance	1		1345	2020	
SWITCHING	CHARACTERISTICS					
t <sub>d(on)</sub>	Turn – On Delay Time	$V_{DD} = -15 \text{ V}, \text{ I}_D = -22.1 \text{ A},$		15	24	ns
t <sub>r</sub>	Rise Time	$V_{GS} = -10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		38	61	
t <sub>d(off)</sub>	Turn – Off Delay Time	7		260	416	
t <sub>f</sub>	Fall Time	]		197	316	
Qg	Total Gate Charge	V <sub>GS</sub> = 0 V to -10 V		172	241	nC
Qg	Total Gate Charge	$V_{GS} = 0 V \text{ to } -5 V$		97	136	
$Q_gs$	Gate to Source Charge	V <sub>DD</sub> = -15 V, i <sub>D</sub> = -22.1 A		22		
Q <sub>gd</sub>	Gate to Drain "Miller" Charge			46		
DRAIN-SOL	JRCE DIODE CHARACTERISTICS					
$V_{SD}$	Source to Drain Diode Forward Voltage	age $V_{GS} = 0 \text{ V}, \text{ I}_{S} = -2.1 \text{ A} \text{ (Note 2)}$		0.68	1.2	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = -22.1 A (Note 2)		0.79	1.25	
4						

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

 $I_F = -22.1 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$ 

44

39

71


63

ns


nC

#### NOTES:

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 × 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.




 a) 50°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.




b) 125°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300 µs, Duty cycle < 2.0%.
- 3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.
- 4. Pulsed I<sub>D</sub> please refer to Figure 12 SOA graph for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal electro-mechanical application board design.




**TYPICAL CHARACTERISTICS**  $T_J = 25^{\circ}C$  unless otherwise noted



#### TYPICAL CHARACTERISTICS T<sub>J</sub> = 25°C unless otherwise noted (continued)











Figure 7. Gate Charge Characteristics











Figure 8. Capacitance vs. Drain to Source Voltage







TYPICAL CHARACTERISTICS  $T_J = 25^{\circ}C$  unless otherwise noted (continued)

Figure 14. Transient Thermal Response Curve

POWERTRENCH is registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

# ONSEM<sup>1</sup>.

PQFN8 5X6, 1.27P CASE 483AE ISSUE C DATE 21 JAN 2022 HA D1 SEE NOTES: DETAIL B PKG В 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009. 2. CONTROLLING DIMENSION: MILLIMETERS 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS. PKG € 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE E1 MOLD FLASH, PROTRUSIONS, OR GATE BURRS. 5. SEATING PLANE IS DEFINED BY THE TERMINALS, "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY. PIN 1 6. IT IS RECOMMENDED TO HAVE NO TRACES OR OPTIONAL DRAFT AREA ANGLE MAY APPEAR VIAS WITHIN THE KEEP OUT AREA. ON FOUR SIDES TOP VIEW OF THE PACKAGE θ // 0.10 C L2 J 7 0 SEE DETAIL C MILLIMETERS DIM 0.08 C С MIN. NOM. MAX. A3 SEATING А 0.90 1.00 1.10 DETAIL B DETAIL C PLANE A1 0.00 0.05 SCALE: 2:1 SIDE VIEW SCALE: 2:1 0.21 0.41 b 0.31 b1 0.31 0.41 0.51 5.10 0.25 0.35 A3 0.15 3.91 D 4.90 5.00 5.20 1.27 D1 4.80 4.90 5.00 0.77 D2 3.61 3.82 3.96 e1 Е 5.90 6.15 6.25 4.52 E1 5.70 5.80 5.90 -b1 (4X) -e-3.75 (z) (4X) E2 3.38 3.48 3.78 6.61 E3 0.30 REF E4 0.52 REF KEEP OUT L AREA 1.27 BSC е \*\*\* 1.27 0.635 BSC **F**<sup>(e2)</sup> e/2 3.81 BSC e1 ٹر<sub>(E4)</sub> e2 0.50 REF 7 0.61 (8X) E2 1.27 (F3) L 0.51 0.66 0.76 3.81 (2X) L2 0.05 0.18 0.30 LAND PATTERN L4 0.34 0.44 0.54 RECOMMENDATION ل\_ <sub>(4X)</sub> 0.34 REF z \*FOR ADDITIONAL INFORMATION ON OUR θ e/2 0° \_ 12° PB-FREE STRATEGY AND SOLDERING b (8X) DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE BOTTOM VIEW MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13655G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	PQFN8 5X6, 1.27P		PAGE 1 OF 1		
onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.					

© Semiconductor Components Industries, LLC, 2019

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales