Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

RENESAS

MOS INTEGRATED CIRCUIT $\mu PD17P107$

4 BIT SINGLE-CHIP MICROCONTROLLER

The μ PD17P107 is a one-time PROM version of the μ PD17107, in which the internal masked ROM of the μ PD17107 is replaced with a one-time PROM that can be written to just once.

Since user programs can be written to the PROM, this microcontroller is suited for program evaluation and smalllot production of the μ PD17107, or for program evaluation of the μ PD17107(A), μ PD17107(A1), μ PD17107L, or μ PD17107L(A).

When reading this document, refer to the publications on the μ PD17107.

FEATURES

- 17K architecture : General registers
- Pin compatible with the μ PD17107 (except for PROM programming function)
- Internal one-time PROM : 1K byte (512 × 16 bits)
- Instruction execution time: 8 µs (at fcc = 1 MHz, RC oscillationNote)
- Supply voltage : VDD = 2.5 to 6.0 V (fcc = 50 kHz to 250 kHz)
 - $V_{DD} = 4.5 \text{ to } 6.0 \text{ V} \text{ (fcc} = 50 \text{ kHz to 1 MHz)}$

Note The capacitor for RC oscillation is contained in the μ PD17P107.

APPLICATIONS

- · Controlling electric appliances or toys
- Implementing circuitry consisting of general-purpose logic ICs, using a single chip

ORDERING INFORMATION

Part number	Package		
μΡD17P107CX	16-pin plastic DIP (300 mil)		
μPD17P107GS	16-pin plastic SOP (300 mil)		


Each device has a different capacity of a built-in capacitor for system clock oscillation of the μ PD17P107. This causes the frequency deviation within about 30% even though the connected resistors have the same value. Use the μ PD17P103 (ceramic based oscillation) when the deviation is a critical problem.


The information in this document is subject to change without notice.

PIN CONFIGURATION (TOP VIEW)

16-pin plastic DIP 16-pin plastic SOP


(1) Normal operation mode





(2) PROM programming mode

BLOCK DIAGRAM



Remark Pin names enclosed in parentheses are used in PROM programming mode.

)

1

)

-

CONTENTS

1.	PINS	4	
	1.1 PIN FUNCTIONS	4	
	1.2 EQUIVALENT INPUT/OUTPUT CIRCUITS	5	
	1.3 HANDLING UNUSED PINS	7	
	1.4 NOTES ON USE OF THE RESET PIN (FOR NORMAL OPERATION MODE ONLY)	7	*
2.	DIFFERENCES BETWEEN THE μ PD17P107, μ PD17107, AND μ PD17107L	8	
3.	WRITING TO AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)	9	
	3.1 PROGRAM MEMORY WRITE/VERIFY MODES	9	
	3.2 WRITING TO PROGRAM MEMORY	10	
	3.3 READING PROGRAM MEMORY	11	
4.	ELECTRICAL CHARACTERISTICS	12	
5.	CHARACTERISTIC CURVES (REFERENCE)	19	★
6.	PACKAGE DRAWINGS	21	
7.	RECOMMENDED SOLDERING CONDITIONS	23	
AP	PENDIX A TINY MICROCONTROLLER FAMILY	24	
AP	PENDIX B DEVELOPMENT TOOLS	25	

1. PINS

1.1 PIN FUNCTIONS

Port pins

PinNote	1/0	Function		PROM programming mode	Reset	
P0B0/RLShalt/(MD0)	1/0	For releasing HALT mode For releasing STOP mode • N-ch open-drain 3-bit I/O port (port 0B) • Withstand voltage of 9 V		Mode selection pin	High impedance	
P0B1/RLSstop/(MD1)	1			(MDo - MD2)	(input mode)	
P0B ₂ /(MD ₂)						
P0Ca/(D₄) - P0C₃/(D⁊)	1/0	CMOS (push-pull) 4-bit I/O port (0C)	port	8-bit data I/O pin (D4- D7)	High impedance (input mode)	
P0Do/(Do) - P0Da/(Da)	1/0	CMOS (push-pull) 4-bit I/O port (0D)	port	8-bit data I/O pin (Do- D3)	High impedance (input mode)	

• Non-port pins

DivNete	1/0	Function	
PinNote	1/0	Fullcion	PROM programming mode
RESET/(VPP)	Input	System reset input pin	+12.5 V is applied to this pin (VPP).
νοσ	_	Power supply pin	Power supply pin (Voo). +6 V is applied to this pin.
GND	-	GND pin	GND pin
OSC1/(CLK)	_	Pins for system clock generation	Program memory address update (CLK)
OSCo/(MD3)	_		Mode selection pin (MD3)

I/O: Input/output

Note Pin names enclosed in parentheses are used in PROM programming mode.

.....

)


......

1


1.2 EQUIVALENT INPUT/OUTPUT CIRCUITS

Below are simplified diagrams of the equivalent input/output circuits.

(1) POBo and POB1



(2) P0B₂




5


()

:

(3) POC and POD



(4) RESET



1.3 HANDLING UNUSED PINS

In normal operation mode, connect unused pins as follows:

★

 \star

	Pin		Recommended conditions and handling			
		Pin	Internal External			
Port	ort Input POB, POC, POD mode		-	Connect to V _{DD} or ground through resistors for each pin. ^{Noto}		
	Output mode	P0C, P0D (CMOS ports)	Autor 20 Aut	Leave open.		
		P0B (N-ch open-drain port)	Outputs low level.	Leave open.		

Note When a pin is pulled up to Vob (connected to Vob through a resistor) or pulled down to ground (connected to ground through a resistor) outside the chip, take the driving capacity and maximum current consumption of a port into consideration. When using high-resistance pull-up or pull-down resistors, apply appropriate countermeasures to ensure that noise is not attracted by the resistors. Although the optimum pull-up or pull-down resistor varies with the application circuit, in general, a resistor of 10 to 100 kilohms is suitable.

Caution To fix the output level of a pin, it is recommended that it should be specified repeatedly within a loop in a program.

1.4 NOTES ON USE OF THE RESET PIN (FOR NORMAL OPERATION MODE ONLY)

The RESET pin has the test mode selecting function for testing the internal operation of the μ PD17P107 (IC test), besides the functions shown in Section 1.1.


Applying a voltage exceeding Vob to the $\overrightarrow{\text{RESET}}$ pin causes the μ PD17P107 to enter the test mode. When noise exceeding Vob comes in during normal operation, the device is switched to the test mode.

For example, if the wiring from the RESET pin is too long, noise may be induced on the wiring, causing this mode switching.

When installing the wiring, lay the wiring in such a way that noise is suppressed as much as possible. If noise yet arises, use an external part to suppress it as shown below.

Connect a diode with low VF between the pin
 and VDD.

Connect a capacitor between the pin and Voo.



2. DIFFERENCES BETWEEN THE μ PD17P107, μ PD17107, AND μ PD17107L

The μ PD17P107 is a one-time PROM version of the μ PD17107, in which the internal masked ROM is replaced with a one-time PROM.

Table 2-1 lists the differences between the μ PD17P107, μ PD17107, and μ PD17107L.

The μ PD17P107 has the same CPU functions and internal peripheral hardwares as those of μ PD17107 and μ PD17107L except for its program memory, mask option, oscillation settling time, and supply voltage range. Part of electrical characteristics is also different between these products. For details of the electrical characteristics, refer to the data sheet of each product.

ltem	μPD17P107	μPD17107	μPD17107L	
ROM	One-time PROM	Dne-time PROM Masked ROM		
	512 × 16 bits (0000H - 01F	FH)		
Internal pull-up resistors of P0B₀ to P0B₂ pins	Not provided	Mask option		
Internal pull-up resistors of the RESET pin				
VPP and operation mode selection pins	Provided	Not provided		
Oscillation settling time	16/fcc	8/fcc		
Supply voltage		V _{DD} = 2.5 to 6.0 V (at fcc = 50 kHz to 250 kHz) V _{DD} = 4.5 to 6.0 V (at fcc = 50 kHz to 1 MHz)		
Quality grade	Standard	 Standard (μPD17107) Special (μPD17107(A) μPD17107(A1)) 	 Standard (µPD17107L) Special (µPD17107L(A)) 	
Electrical characteristics	Partially differs between the for details.	ese products. Refer to the d	ata sheet of each product	

Table 2-1	Differences between the	μPD17P107. μPD17107.	and μ PD17107L
	Difference Detrieon ine	a o	

- Cautions 1. Although a PROM product is highly compatible with a masked ROM product in respect of functions, they differ in internal ROM circuits and part of electrical characteristics. Before changing the PROM product to the masked ROM product in an application system, evaluate the system carefully using the masked ROM product.
 - 2. When the supply voltage and the resistance of a resistor mounted externally are the same, the oscillation frequency of the μ PD17P107 is about 10 % lower than that of the μ PD17107 or μ PD17107L. Therefore, when the μ PD17107 or μ PD17107L is used instead of the μ PD17P107, change the resistor externally mounted appropriately.

*

★

*

3. WRITING TO AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)

The μPD17P107's internal program memory consists of a 512 × 16 bit one-time PROM.
Writing to the one-time PROM or verifying the contents of the PROM is accomplished using the pins shown in Table
3-1. Note that address inputs are not used; instead, the address is updated using the clock input from the CLK pin.

Table 3-1 Pins Used When Writing to Program Memory or Verifying Its Contents

Pin	Function
Vpp	Voltage (+12.5 V) is applied to this pin when writing to program memory or verifying its contents.
Vod	Power supply pin. +6 V is applied to this pin when writing to program memory or verifying its contents.
RESET	System reset input pin. Apply the specific signal to this pin to initialize the conditions of the microcontroller before switching to the program memory write/verify mode.
CLK	Input pin for address update clocks used when writing to program memory or verifying its contents. Input of four pulses to this pin updates the address of the program memory.
MDo - MD3	Input pins that select an operation mode when writing to program memory or verifying its contents
Do - D7	Input/output pins for 8-bit data used when writing to program memory or verifying its contents

3.1 PROGRAM MEMORY WRITE/VERIFY MODES

If +6 V is applied to the Vop pin and +12.5 V is applied to the VPP pin after a certain duration of reset status (VDD = 5 V, $\overrightarrow{\text{RESET}}$ = 0 V), the μ PD17P107 enters program memory write/verify mode. A specific operating mode is then selected by setting the MDo through MD₃ pins as follows. Connect each pin not listed in Table 3-1 to ground through a pull-down resistor.

	Ор	erating mod	le specifica	tion	Operating mode	
Vpp	Vod	MD₀	MD1	MDa	MD3	
+12.5 V	+6 V	Н	L.	н	Ļ	Program memory address clear mode
		L	н	н	н	Write mode
		L	L	н	н	Verify mode
		н	×	н	н	Program inhibit mode

Table 3-2 Specification of Operating Modes


×: Don't care. L (low) or H (high)

3.2 WRITING TO PROGRAM MEMORY

The procedure for writing to program memory is described below; high-speed write is possible.

- (1) Pull down the levels of all unused pins to GND by means of resistors. Bring the CLK pin to low level.
- (2) Apply 5 V to the Voo pin and bring the VPP pin to low level.
- (3) Wait 10 μ s. Then apply 5 V to the VPP pin.
- (4) Set the mode selection pins to program memory address clear mode.
- (5) Apply 6 V to the VDD pin and 12.5 V to the VPP pin.
- (6) Select program inhibit mode.
- (7) Write data in 1-ms write mode.
- (8) Select program inhibit mode.
- (9) Select verify mode. If the write operation is found successful, proceed to step (10). If the operation is found unsuccessful, repeat steps (7) to (9).
- (10) Perform additional write for X (number of repetitions of steps (7) to (9)) \times 1 ms.
- (11) Select program inhibit mode.
- (12) Increment the program memory address by one on reception of four pulses on the CLK pin.
- (13) Repeat steps (7) to (12) until the last address is reached.
- (14) Select program memory address clear mode.
- (15) Apply 5 V to the VDD and VPP pins.
- (16) Turn power off.

A timing chart for program memory writing steps (2) to (12) is shown below.




3.3 READING PROGRAM MEMORY

NEC

1

- (1) Pull down the levels of all unused pins to GND by means of resistors. Bring the CLK pin to low level.
- (2) Apply 5 V to the Voo pin and bring the VPP pin to low level.
- (3) Wait 10 μ s. Then apply 5 V to the VPP pin.
- (4) Set the mode selection pins to program memory address clear mode.
- (5) Apply 6 V to the Vop pin and 12.5 V to the VPP pin.
- (6) Select program inhibit mode.
- (7) Select verify mode. Data is output sequentially one address at a time for every four input clock pulses on the CLK pin.
- (8) Select program inhibit mode.
- (9) Select program memory address clear mode.
- (10) Apply 5 V to the Vod and VPP pins.
- (11) Turn power off.

A timing chart for program memory reading steps (2) to (9) is shown below.



4. ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS (TA = 25 °C)

Parameter	Symbol	Conditions		Rated value	Unit
Supply voltage	Voo	-0.3 to +7.0		v	
PROM supply voltage	Vpp	-0.3 to +13.5		v	
Input voltage	Vı	POC, POD,	RESET	-0.3 to Vop + 0.3	V
		POB		-0.3 to +11	v
Output voltage	Vo	POC, POD		-0.3 to V _{DD} + 0.3	V
		P0B		-0.3 to +11	v
High-level output current	Іон	Each of POC and POD		-5	mA
		Total of all output pins		-15	mA
Low-level output current	lor	Each of P0	B, POC, and POD	30	mA
		Total of all	output pins	100	mA
Operating ambient temperature	TA			-40 to +85	°C
Storage temperature	Tstg			-65 to +150	°C
Allowable dissipation	P₄	T _A = 85 °C	16-pin plastic DIP	400	mW
			16-pin plastic SOP	190	

Caution Absolute maximum ratings are rated values beyond which some physical damages may be caused to the product; if any of the parameters in the table above exceeds its rated value even for a moment, the quality of the product may deteriorate. Be sure to use the product within the rated values.

CAPACITANCE (TA = 25 °C, VDD = 0 V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input capacitance	CIN	f = 1 MHz			15	pF
I/O capacitance	Сю	0 V for pins other than pins to be measured			15	pF

I/O: Input/output

)

-

)

)

}

DC CHARACTERISTICS (T_A = -40 to +85 °C, V_{DD} = 2.5 to 6.0 V)

Parameter	Symbol		Conditions	Min.	Тур.	Max.	Unit
High-level input	Vінт	POC, POD		0.7Vdd		VDD	ν
voltage	V1H2	RESET		0.8Vod		Vod	v
	Vінз	POB		0.8Vod		9	V
Low-level input voltage	Vilt	POC, POD	***************************************	0		0.3Voo	V
	Vi∟2	RESET		0		0.2VDD	V
	Vila	P0B	· · · · · · · · · · · · · · · · · · ·	0		0.2Vdd	٧
High-level output voltage	Vон	POC, POD Vod = 4.5 to	6.0 V, Іон = –2 mA	Vdd - 2.0			V
		POC, POD, Id	он = -200 <i>µ</i> А	Vpp – 1.0			٧
Low-level output voltage	Vol	P0B, P0C, P Vod = 4.5 to	0D 6.0 V, Io∟ = 15 mA			2.0	V
		POB, POC, P	0D, lol = 600 μA			0.5	٧
High-level input leakage	Існя	POC, POD, V	IN = VDD			5	μA
current	I LIH2	P0B, VIN = VI	DD			5	μA
	Іцнз	P0B, VIN = 9	V			10	μA
Low-level input leakage	ໂມບາ	POC, POD, V	in = 0 V			-5	μA
current	1	POB, Vin = O	V			-5	μA
High-level output	ILOH1	POC, POD, V	out = Vdd			5	μA
leakage current	Ігона	P0B, Vour = '	νο			5	μА
	Ігонз	Р0В, Vouт = 1	9 V			10	μΑ
Low-level output leak- age current	leol	P0B, P0C, P	0D, Vout = 0 V			-5	μА
Power supply current	looi	Operation mode	VDD = 5 V ±10 %, fcc = 1.0 MHz ±20 %		1.5	3,0	mA
			Vpp = 3 V ±10 %, fcc = 250 kHz ±20 %		500	900	μΑ
	1002	HALT mode	Vod = 5 V ±10 %, fcc = 1.0 MHz ±20 %		1.3	2.5	mA
			Vpp = 3 V ±10 %, fcc = 250 kHz ±20 %		350	800	μА
	loos	STOP mode	Vod = 5 V ±10 %		10	50	μA
			Vod = 3 V ±10 %		8	45	μA

-

CHARACTERISTICS OF DATA MEMORY FOR HOLDING DATA ON LOW SUPPLY VOLTAGE IN THE STOP MODE (TA = -40 to +85 °C)


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Data hold supply volt- age	Vodor		2.0		6.0	V
Data hold supply current	IDDDR	VDDDR = 2.0 V		0.1	5.0	μΑ

AC CHARACTERISTICS (TA = -40 to +85 °C, VDD = 2.5 to 6.0 V)


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
CPU clock cycle time (instruction execution	tov	V _{DD} = 4.5 to 6.0 V	6.6		160	μs
time)			22.8		160	μs
RLSHALT, RLSSTOP high level width	trush		10			μs
RESET low level width	t ASL		10			μs

Remark toy = 16/fcc (fcc: frequency of system clock oscillator)

RLSHALT and RLSSTOP input timing



RESET Input timing




ł

1

SYSTEM CLOCK OSCILLATOR CHARACTERISTICS (TA = -40 to +85 °C)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
System clock oscilla- fcc tion frequency	fcc	V_{DD} = 4.5 to 5.5 V, Rosc = 22 k Ω	800	1000	1200	kHz
		$V_{DD} = 2.7$ to 3.3 V, Rosc = 91 k Ω	200	250	300	kHz
		$V_{DD} = 2.5$ to 6.0 V, Rosc = 91 k Ω	150	250	350	kHz

Caution The above conditions do not allow a resistance error.



DC PROGRAMMING CHARACTERISTICS (TA = 25 °C, VDD = 6.0 ± 0.25 V, VPP = 12.5 ± 0.5 V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input voltage high	ViHt	Except OSC1	0.7Vdd		Vod	٧
	VIH2	OSC1	VDD - 0.5		Voo	v
Input voltage low	Vili	Except OSC1	0		0.3VDD	v
	V11.2	OSC1	0		0.4	٧
Input leakage current	lu	Vin = Vil or Vin			10	μA
Output voltage high	Vон	Іон = −1 mA	VDD - 1.0			۷
Output voltage low	Vol	loL = 1.6 mA			0.4	۷
Voo power supply current	loo				30	mA
VPP power supply current	1PP	MD0 = Vil, MD1 = Vih			30	mA

Cautions 1. VPP must be under +13.5 V including overshoot.

2. VDD must be applied before VPP on and must be off after VPP off.

ì

-

1

Ì

ł

Parameter	Symbol	Note 1	Conditions	Min.	Тур.	Max.	Unit
Address setup time ^{Note 2} to MD₀↓	tas	tas		2			μs
MD₁ setup time to MD₀↓	t _{M1S}	toes		2			μs
Data setup time to MD₀J	tos	tos		2			μs
Address hold time Note 2 to MDo1	taн	t ан		2			μs
Data hold time to MD₀1	tон	toн		2			μs
Delay from MD₀î to data output float	tor	tor		0		130	ns
Vee setup time to MD₃↑	tves	tvps		2			μs
Vod setup time to MD31	tvos	tvcs		2			μs
Initial program pulse width	tew	tew		0.95	1.0	1.05	ms
Additional program pulse width	topw	topw		0.95		21.0	ms
MD₀ setup time to MD1↑	tmos	tces		2		1	μs
Delay from MD₀↓ to data output	tov	tov	$MD0 = MD1 = V_{SL}$			1	μs
MD₁ hold time to MD₀↑	tмін	tоен	tмін + tмів ≥ 50 <i>μ</i> s	2			μs
MD₁ recovery time to MD₀↓	tм1в	tor		2			μs
Program counter reset time	TPCR			10			μs
CLK input high, low level range	txн, txL	- 1		0.42			μs
CLK input frequency	fx					1.2	MHz
Initial mode set time	tı	_		2			μs
MD₃ setup time to MD₁1	tмэs	_		2			μs
MD₃ hold time to MD₁↓	tмзн	_		2			μs
MD3 setup time to MD0J	tmasa	-	Read program memory	2			μs
Delay from address ^{Note 2} to data output	toad	tacc	Read program memory			2	μs
Hold time from address ^{Note 2} to data output	THAD	toн	Read program memory	0		130	ns
MD₃ hold time to MD₀î	tманя		Read program memory	2			μs
Delay from MD₃↓ to data output float	10FR		Read program memory			2	μs
Reset setup time	tries			10			µs


Notes 1. Symbols used for μ PD27C256A (The μ PD27C256A is used for maintenance.)

2. The internal address is incremented by one at the falling edge of the third clock (CLK) input.


)

)

Write program memory timing



Read program memory timing




1

1


Ì

5. CHARACTERISTIC CURVES (REFERENCE)



fcc vs. Vpb for Operation Guarantee Range (TA = -40 to +85 °C)


Rose vs. Vod for Operation Guarantee Range (TA = -40 to +85 °C)





Power supply voltage Vob [V]


μPD17P107

.










Caution The absolute maximum rating of the current is -5 mA per pin.


ì

ì

6. PACKAGE DRAWINGS

16 PIN PLASTIC DIP (300 mil)






NOTES

1) Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.


2) Item "K" to center of leads when formed parallel.



ITEM	MILLIMETERS	INCHES
Α	20.32 MAX.	0.800 MAX.
B	1.27 MAX.	0.050 MAX.
С	2.54 (T.P.)	0.100 (T.P.)
D	0.50±0.10	0.020+0.004
F	1.1 MIN.	0.043 MIN.
G	3.5±0.3	0.138±0.012
н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
К	7.62 (T.P.)	0.300 (T.P.)
L	6.5	0.256
М	$0.25\substack{+0.10\\-0.05}$	0.010+0.004
N	0.25	0.01
ρ	1.1 MIN.	0.043 MIN.
R	0~15°	0~15°
		P16C-100-300B-1


P16C-100-300B-1

16 PIN PLASTIC SOP (300 mil)



detail of lead end





NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
А	10.46 MAX.	0.412 MAX.
B	0.78 MAX.	0.031 MAX.
С	1.27 (T.P.)	0.050 (T.P.)
D	0.40+0.10	0.016+0.004
E	0.1±0.1	0.004±0.004
F	1.8 MAX.	0.071 MAX.
G	1.55	0.061
н	7.7±0.3	0.303±0.012
I	5.6	0.220
յ	1.1	0.043
K	0.20+0.10	$0.008 \substack{+0.004 \\ -0.002}$
L	0.6±0.2	0.024+0.008
M	0.12	0.005
N	0.10	0.004
Р	3° <u>+</u> 7°	3° <u>+</u> 7°
		P16GM-50-300B

ì

7. RECOMMENDED SOLDERING CONDITIONS

The conditions listed below shall be met when soldering the μ PD17P107.

For details of the recommended soldering conditions, refer to our document *SMD Surface Mount Technology Manual* (IEI-1207).

Please consult with our sales offices in case any other soldering process is used, or in case soldering is done under different conditions.

Table 7-1 Soldering Conditions for Surface-Mount Devices

µPD17P107GS: 16-pin plastic SOP (300 mil)

Soldering process	Soldering conditions
Partial heating method	Terminal temperature: 300 °C or less
	Flow time: 3 seconds or less (for each side of device)

Table 7-2 Soldering Conditions for Through Hole Mount Devices

µPD17P107CX: 16-pin plastic DIP (300 mil)

Soldering process	Soldering conditions
Wave soldering (only for terminals)	Solder temperature: 260 °C or less Flow time: 10 seconds or less
Partial heating method	Terminal temperature: 300 °C or less
	Flow time: 3 seconds or less (for each terminal)

Caution In wave soldering, apply solder only to the terminals. Care must be taken that jet solder does not come in contact with the main body of the package.

*

☆

 \star

)

APPENDIX A TINY MICROCONTROLLER FAMILY

Product name	μPD17103	μPD17103L	μPD17P103	μPD17104	μPD17104L	μPD17P104			
ROM capacity	Masked ROM	•	One-time PROM	Masked ROM		One-time PROM			
	1K byte (512 ×	16 bits)	L			1			
RAM capacity	16 × 4 bits	× 4 bits							
Number of input/output port pins ^{Note}	11 (3)			16 (4)					
System clock	Ceramic oscilla	tion							
Instruction execution time	1	8 μs (at fx = 2 MHz)	2 μs (at fx = 8 MHz)		8 μs (at fx = 2 MHz)	2 μs (at fx = 8 MHz)			
Standby function	HALT, STOP	<u></u>	<u></u>		I	4			
Supply voltage	 2.7 to 6.0 V (at fx = 500 kHz to 2 MHz) 4.5 to 6.0 V (at fx = 500 kHz to 8 MHz) 	,	 2.7 to 6.0 V (at fx = 500 kH) 4.5 to 6.0 V (at fx = 500 kH) 	,	• 1.8 to 3.6 V (at fx = 500 kHz to 2 MHz)	 2.7 to 6.0 V (a fx = 500 kHz to 2 MHz) 4.5 to 6.0 V (a fx = 500 kHz to 8 MHz) 			
Package	• 16-pin DIP	• 16-pin SOP	I	• 22-pin shrink	DIP	• 24-pin SOP			
One-time PROM	µPD17P103		_	μPD17P104		-			

Product name	μPD17107	μPD17107L	µPD17P107	μPD17108	μPD17108L	μPD17P108	
ROM capacity	Masked ROM		One-time PROM	Masked ROM		One-time PROM	
	1K byte (512 × 16 bits)						
RAM capacity	16 × 4 bits						
Number of input/output port pins ^{Note}	11 (3)			16 (4)			
System clock	RC oscillation						
Instruction execution time	8 μs (at fcc = 1 MHz)		8 μs (at fcc = 1 MHz)		40 μs (at fcc = 200 kHz)	8 μs (at fcc = 1 MHz)	
Standby function	HALT, STOP	£	t		L		
Supply voltage	 2.5 to 6.0 V (at fcc = 50 kHz to 250 kHz) 4.5 to 6.0 V (at fcc = 50 kHz to 1 MHz) 	• 1.5 to 3.6 V (at fcc = 50 kHz to 250 kHz)	 2.5 to 6.0 V (at fcc = 50 kHz 4.5 to 6.0 V (at fcc = 50 kHz 	,	• 1.5 to 3.6 V (at fcc ≕ 50 kHz to 250 kHz)	 2.5 to 6.0 V (at fcc = 50 kHz to 250 kHz) 4.5 to 6.0 V (at fcc = 50 kHz to 1 MHz) 	
Package	• 16-pin DIP	• 16-pin SOP	L	• 22-pin shrink DIP		• 24-pin SOP	
One-time PROM	μPD17P107		-	μPD17P108		_	

Note A number enclosed in parentheses indicates the number of the N-ch open-drain outputs. N-ch open-drain outputs can be connected to internal pull-up resistors by specifying the mask option.

Remark The μ PD17P107 can be used to evaluate programs for the μ PD17107L. Note, however, that the allowable supply voltages for the μ PD17P107 and μ PD17107L do not fall in the same range.

Ì

APPENDIX B DEVELOPMENT TOOLS

The following support tools are available for developing programs for the μ PD17P107.

Hardware

Name	Description		
In-circuit emulator [IE-17K IE-17K-ETNote 1 EMU-17KNote 2	The IE-17K, IE-17K-ET, and EMU-17K are in-circuit emulators applicable to the 17K series. The IE-17K and IE-17K-ET are connected to the PC-9800 series (host machine) or IBM PC/AT TM through the RS-232-C interface. The EMU-17K is inserted into the extension slot of the PC-9800 series (host machine). Use the system evaluation board (SE board) corresponding to each product together with one of these in-circuit emulators. <i>SIMPLEHOST®</i> , a man machine interface, implements an advanced debug environment. The EMU-17K also enables user to check the contents of the data memory in real time.		
SE board (SE-17107)	The SE-17107 is an SE board for the μ PD17107, μ PD17107L, or μ PD17P107. It is used solely for evaluating the system. It is also used for debugging in combination with the incircuit emulator.		
Emulation probe (EP-17103CX)	The EP-17103CX is an emulation probe for the μ PD17103, μ PD17103L, μ PD17P103, μ PD17107L, or μ PD17P107.		
PROM programmer [AF-9703Note 3 AF-9704Note 3 AF-9705Note 3 [AF-9706Note 3]	AF-9703Note 3μPD17P107.AF-9704Note 3Use one of these PROM programmers with the program adapter, AF-9799, to write aAF-9705Note 3program into the μPD17P107.		
rogram adapter The AF-9799 is a socket unit for the μPD17P103, μPD17P104, μPD17P107 or μPD17P (F-9799Note 3) It is used with the AF-9703, AF-9704, AF-9705, or AF-9706.			

Notes 1. Low-end model, operating on an external power supply

- 2. The EMU-17K is a product of IC Co., Ltd. Contact IC Co., Ltd. (Tokyo, 03-3447-3793) for details. ★
- 3. The AF-9703, AF-9704, AF-9705, AF-9706, and AF-9799 are products of Ando Electric Co., Ltd. Contact ★ Ando Electric Co., Ltd. (Tokyo, 03-3733-1151) for details.

ì

Software

Name	Description	Host machine	OS		Distribution media	Part number
17K series assembler	AS17K is an assembler applicable to the 17K series.	PC-9800 series	MS-DOS TM		5.25-inch, 2HD	μS5A10AS17K
(AS17K)	In developing μPD17P107 programs, AS17K is used in combination with a device file (AS17103).				3.5-inch, 2HD	μS5A13AS17K
		IBM PC/AT	PC DOS TM		5.25-inch, 2HC	μS7B10AS17K
					3.5-inch, 2HC	μS7B13AS17K
Device file (AS17103)	AS17103 contains a device file for the μ PD17107 and μ PD17P107. It is used together with the assembler (AS17K), which is applicable to the 17K series.	PC-9800 series	MS-DOS		5.25-inch, 2HD	μS5A10AS17103 Note
					3.5-inch, 2HD	μS5A13AS17103 Note
		IBM PC/AT	PC DOS		5.25-inch, 2HC	μS7B10AS17103 Note
					3.5-inch, 2HC	μS7B13AS17103 Note
Support software (<i>SIMPLEHOST</i>)	SIMPLEHOST, running under Windows TM , provides man- machine-interface in developing programs by using a personal computer and in-circuit emulator.	PC-9800 series	MS-DOS	Windows	5.25-inch, 2HD	μS5A10IE17K
					3.5-inch, 2HD	μS5A13IE17K
		IBM PC/AT	PC DOS		5.25-inch, 2HC	μ\$7B10IE17K
					3.5-inch, 2HC	μS7B13IE17K

- Note The μSxxxxAS17103 contains a device file for the μPD17103, μPD17104, μPD17107, μPD17108, μPD17103L, μPD17104L, μPD17107L, or μPD17108L.
- ×

 \star

 \star

*

Remark The following table lists the versions of the operating systems described in the above table.

OS	Versions		
MS-DOS	Ver. 3.30 to Ver. 5.00ANote		
PC DOS	Ver. 3.1 to Ver. 5.0Note		
Windows	Ver. 3.0 to Ver. 3.1		

Note MS-DOS versions 5.00 and 5.00A and PC DOS Ver. 5.0 are provided with a task swap function. This function, however, cannot be used in these software packages.

Cautions on CMOS Devices

(1) Countermeasures against static electricity for all MOSs

Caution When handling MOS devices, take care so that they are not electrostatically charged. Strong static electricity may cause dielectric breakdown in gates. When transporting or storing MOS devices, use conductive trays, magazine cases, shock absorbers, or metal cases that NEC uses for packaging and shipping. Be sure to ground MOS devices during assembling. Do not allow MOS devices to stand on plastic plates or do not touch pins.

Also handle boards on which MOS devices are mounted in the same way.

2 CMOS-specific handling of unused input pins

Caution Hold CMOS devices at a fixed input level.

Unlike bipolar or NMOS devices, if a CMOS device is operated with no input, an intermediatelevel input may be caused by noise. This allows current to flow in the CMOS device, resulting in a malfunction. Use a pull-up or pull-down resistor to hold a fixed input level. Since unused pins may function as output pins at unexpected times, each unused pin should be separately connected to the Voo or GND pin through a resistor.

If handling of unused pins is documented, follow the instructions in the document.

③ Statuses of all MOS devices at initialization

Caution The Initial status of a MOS device is unpredictable when power is turned on.

Since characteristics of a MOS device are determined by the amount of ions implanted in molecules, the initial status cannot be determined in the manufacture process. NEC has no responsibility for the output statuses of pins, input and output settings, and the contents of registers at power on. However, NEC assures operation after reset and items for mode setting if they are defined.

When you turn on a device having a reset function, be sure to reset the device first.

SIMPLEHOST is a registered trademark of NEC Corporation. MS-DOS and Windows are trademarks of Microsoft Corporation. PC/AT and PC DOS are trademarks of IBM Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.

M4 94.11