

3

D(5, 6, 7, 8)

S(1, 2, 3)

PowerFLAT<sup>™</sup> 5x6 HV

Figure 1: Internal schematic diagram

8

2

1

3

Top View

4

5 6 7

## N-channel 600 V, 0.278 Ω typ., 9 A MDmesh<sup>™</sup> M2 Power MOSFET in a PowerFLAT™ 5x6 HV package

Datasheet - production data

### **Features**

Order code	V <sub>DS</sub> @ T <sub>Jmax</sub>	RDS(on) max.	ID	
STL18N60M2	650 V	0.308 Ω	9 A	

- Extremely low gate charge
- Excellent output capacitance (COSS) profile
- 100% avalanche tested •
- Zener-protected

### Applications

Switching applications

### Description

This device is an N-channel Power MOSFET developed using MDmesh<sup>™</sup> M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

#### AM15540v1 Table 1: Device summarv

Order code	Marking	Package	Packing		
STL18N60M2	18N60M2	PowerFLAT™ 5x6 HV	Tape and reel		

G(4)  $\bigcirc$ 

DocID026517 Rev 2

This is information on a product in full production.

### Contents

## Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 HV package information	10
	4.2	PowerFLAT™ 5x6 packing information	12
5	Revisio	n history	14



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	± 25	V
ID <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	9	А
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at Tc= 100 °C	5.5	А
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	36	А
Ртот <sup>(2)</sup>	Total dissipation at $T_C = 25 \text{ °C}$	57	W
lar	Avalanche current, repetitive or notrepetitive (pulse width limited by $T_j$ max)	2	А
Eas	Single pulse avalanche energy (starting $T_j = 25 \text{ °C}$ , $I_D = I_{AR}$ , $V_{DD} = 50 \text{ V}$ )	135	mJ
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope		V/ns
dv/dt <sup>(4)</sup>	MOSFET dv/dt ruggedness	50	V/ns
T <sub>stg</sub>	Storage temperature range	- 55 to 150 °	
Tj	Operating junction temperature range	- 55 10 150	

#### Notes:

<sup>(1)</sup>The value is limited by package.

 $\ensuremath{^{(2)}}\ensuremath{\mathsf{Pulse}}$  width limited by safe operating area.

 $\label{eq:ISD} ^{(3)} I_{SD} \leq 9 \text{ A}, \ di/dt \leq 400 \text{ A}/\mu \text{s}; \ V_{\text{DS}(\text{peak})} \leq V_{(\text{BR})\text{DSS}}, \ V_{\text{DD}} = \ 400 \text{ V}.$ 

 $^{(4)}V_{DS} \le 480 \text{ V}.$ 

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance junction-case	2.2	°C/W
Rthj-pcb <sup>(1)</sup>	Thermal resistance junction-pcb	59	°C/W

#### Notes:

<sup>(1)</sup>When mounted on 1inch<sup>2</sup> FR-4 board, 2 oz Cu.



#### 2 **Electrical characteristics**

(T<sub>C</sub> = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS}=0~V,~I_{D}=1~mA$	600			V
	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 600 V$			1	μA
IDSS		$V_{GS} = 0 V, V_{DS} = 600 V,$ $T_{C} = 125 \circ C^{(1)}$			100	μA
lgss	Gate-body leakage current	$V_{\text{DS}} = 0 \text{ V},  V_{\text{GS}} = \pm 25 \text{ V}$			10	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS}$ = 10 V, $I_{D}$ = 4.5 A		0.278	0.308	Ω

### Table 4: On/off states

#### Notes:

<sup>(1)</sup> Defined by design, not subject to production test.

Table 5: Dynamic							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Ciss	Input capacitance		-	791	-	pF	
Coss	Output capacitance	$V_{DS} = 100 V, f = 1 MHz,$	-	40	-	pF	
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$		1.3	-	pF	
Coss eq. <sup>(1)</sup>	Output equivalent capacitance	$V_{\text{DS}}$ = 0 V to 480 V, $V_{\text{GS}}$ = 0 V	-	164.5	-	pF	
Rg	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	5.6	-	Ω	
Qg	Total gate charge	$V_{DD} = 480 V, I_D = 13 A,$	-	21.5	-	nC	
Qgs	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	3.2	-	nC	
Q <sub>gd</sub>	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	11.3	-	nC	

#### Notes:

 $^{(1)}C_{oss eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$ increases from 0 to 80 %  $V_{\text{DS}}.$ 

Table 6: Switching tim	ies
------------------------	-----

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
td(on)	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 6.5 \text{ A}$	-	12	-	ns
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$	-	9	-	ns
td(off)	Turn-off-delay time	(see Figure 14: "Test circuit for resistive load switching times"	-	47	-	ns
tr	Fall time	and Figure 19: "Switching time waveform")	-	10.6	-	ns



#### Electrical characteristics

	Table 7: Source drain diode							
Symbol	Symbol Parameter Test conditions		Min.	Тур.	Max.	Unit		
Isd	Source-drain current		-		9	Α		
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		36	А		
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$V_{GS} = 0 V$ , $I_{SD} = 13 A$	-		1.6	V		
trr	Reverse recovery time	$I_{SD} = 13 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	305		ns		
Qrr	Reverse recovery charge	$V_{DD} = 60 V$	-	3.3		μC		
IRRM	Reverse recovery current	(see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	22		A		
trr	Reverse recovery time	I <sub>SD</sub> = 13 A, di/dt = 100 A/µs,	-	417		ns		
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$	-	4.6		μC		
I <sub>RRM</sub>	Reverse recovery current	(see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	22.2		A		


#### Notes:


 $^{(1)}\mbox{Pulse}$  width is limited by safe operating area.


 $^{(2)}\text{Pulse test: pulse duration}$  = 300  $\mu\text{s},$  duty cycle 1.5 %.



### 2.1 Electrical characteristics (curves)












57


#### **Electrical characteristics**









### 3 Test circuits










### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



Package information








57


#### Package information

Table 8: PowerFLAT™ 5x6 HV mechanical data								
Dim.		mm						
Dini.	Min.	Тур.	Max.					
A	0.80		1.00					
A1	0.02		0.05					
A2		0.25						
b	0.30		0.50					
С	5.8	6	6.1					
D	5.10	5.20	5.30					
E	6.05	6.15	6.25					
E2	3.10	3.20	3.30					
D2	4.30	4.40	4.50					
D4	4.8	5	5.1					
е		1.27						
L	0.50	0.55	0.60					
К	1.90	2.00	2.10					






## 4.2 PowerFLAT<sup>™</sup> 5x6 packing information










#### Package information





#### **Revision history** 5

Date	Revision	Changes
12-Jun-2014	1	First release.
02-Aug-2017	2	Updated title, features and description in cover page. Updated <i>Table 4: "On/off states", Figure 3: "Thermal impedance",</i> <i>Figure 11: "Normalized on-resistance vs temperature"</i> and <i>Section 4:</i> <i>"Package information".</i> Minor text changes.



#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

