

# DDR SDRAM UNBUFFERED DIM M


M T8VDDT1664A - 128M B M T8VDDT3264A - 256M B M T8VDDT6464A - 512M B

For the latest data sheet, please refer to the Micron® Web site: www.micron.com/products/modules

#### **Features**

- 184-pin dual in-line memory module (DIMM)
- Fast data transfer rates: PC3200
- Utilizes 400 MT/s DDR SDRAM components
- 128MB (16 Meg x 64), 256MB (32 Meg x 64), and 512MB (64 Meg x 64)
- VDD = VDDQ = +2.6V
- VDDSPD = +2.3V to +3.6V
- 2.5V I/O (SSTL\_2 compatible)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READs; centeraligned with data for WRITEs
- Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle
- Bidirectional data strobe (DQS) transmitted/ received with data—i.e., source-synchronous data capture
- Differential clock inputs (CK and CK#)
- Four internal device banks for concurrent operation
- Programmable burst lengths: 2, 4, or 8
- Auto precharge option
- · Auto Refresh and Self Refresh Modes
- 15.625µs (128MB), 7.8125µs (256MB, 512MB)
   maximum average periodic refresh interval
- Serial Presence Detect (SPD) with EEPROM
- · Programmable READ CAS latency
- Gold edge contacts

#### Figure 1: 184-Pin DIMM (MO-206)



### OPTIONS MARKING

•	Package	
	184-pin DIMM (standard)	G
	184-pin DIMM (lead-free) <sup>1</sup>	Y

Memory Clock, Speed, CAS Latency<sup>2</sup>
 5ns (200 MHz), 400 MT/s, CL = 3
 -40B

• PCB

Standard 1.25in. (31.75mm) See page 2 note Low-Profile 1.15in. (29.21mm) See page 2 note

NOTE: 1. Consult Micron for product availability.

2. CL = CAS (READ) Latency.

#### Table 1: Address Table

	128MB	256MB	512MB
Refresh Count	4K	8K	8K
Row Addressing	4K (A0–A11)	8K (A0–A12)	8K (A0–A12)
Device Bank Addressing	4 (BA0, BA1)	4 (BA0, BA1)	4 (BA0, BA1)
Device Configuration	128Mb (16 Meg x 8)	256Mb (32 Meg x 8)	512Mb (64 Meg x 8)
Column Addressing	1K (A0–A9)	1K (A0–A9)	2K (A0-A9, A11)
Module Rank Addressing	1 (50#)	1 (SO#)	1 (S0#)

## Table 2: Part Numbers and Timing Parameters

PART NUM BER	M ODULE DENSITY	CONFIGURATION	M ODULE BANDWITH	M EM ORYCLOCK/ DATA RATE	LATENCY (CL - <sup>T</sup> RCD - <sup>T</sup> RP)
MT8VDDT1664AG-40B	128MB	16 Meg x 64	3.2 GB/s	5ns/400 MT/s	3-3-3
MT8VDDT1664AY-40B	128MB	16 Meg x 64	3.2 GB/s	5ns/400 MT/s	3-3-3
MT8VDDT3264AG-40B	256MB	32 Meg x 64	3.2 GB/s	5ns/400 MT/s	3-3-3
MT8VDDT3264AY-40B	256MB	32 Meg x 64	3.2 GB/s	5ns/400 MT/s	3-3-3
MT8VDDT6464AG-40B	512MB	64 Meg x 64	3.2 GB/s	5ns/400 MT/s	3-3-3
MT8VDDT6464AY-40B	512MB	64 Meg x 64	3.2 GB/s	5ns/400 MT/s	3-3-3

#### NOTE:

All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT8VDDT3264AG-40BC3.



Table 3: Pin Assignment (184-Pin DIMM Front)

PIN	SYM BOL	PIN	SYM BOL	PIN	SYMBOL	PIN	SYMBOL
1	VREF	24	DQ17	47	DNU	70	Vdd
2	DQ0	25	DQS2	48	Α0	71	NC
3	Vss	26	Vss	49	DNU	72	DQ48
4	DQ1	27	A9	50	Vss	73	DQ49
5	DQS0	28	DQ18	51	DNU	74	Vss
6	DQ2	29	A7	52	BA1	75	CK2#
7	VDD	30	VDDQ	53	DQ32	76	CK2
8	DQ3	31	DQ19	54	VDDQ	77	VDDQ
9	NC	32	A5	55	DQ33	78	DQS6
10	NC	33	DQ24	56	DQS4	79	DQ50
11	Vss	34	Vss	57	DQ34	80	DQ51
12	DQ8	35	DQ25	58	Vss	81	Vss
13	DQ9	36	DQS3	59	BA0	82	NC
14	DQS1	37	A4	60	DQ35	83	DQ56
15	VDDQ	38	VDD	61	DQ40	84	DQ57
16	CK1	39	DQ26	62	VDDQ	85	VDD
17	CK1#	40	DQ27	63	WE#	86	DQS7
18	Vss	41	A2	64	DQ41	87	DQ58
19	DQ10	42	Vss	65	CAS#	88	DQ59
20	DQ11	43	A1	66	Vss	89	Vss
21	CKE0	44	DNU	67	DQS5	90	NC
22	VDDQ	45	DNU	68	DQ42	91	SDA
23	DQ16	46	VDD	69	DQ43	92	SCL


Table 4: Pin Assignment (184-Pin DIMM Back)

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
93	Vss	116	Vss	139	Vss	162	DQ47
94	DQ4	117	DQ21	140	DNU	163	NC
95	DQ5	118	A11	141	A10	164	VDDQ
96	VddQ	119	DM2	142	DNU	165	DQ52
97	DM0	120	VDD	143	VDDQ	166	DQ53
98	DQ6	121	DQ22	144	DNU	167	NC
99	DQ7	122	A8	145	Vss	168	VDD
100	Vss	123	DQ23	146	DQ36	169	DM6
101	NC	124	Vss	147	DQ37	170	DQ54
102	NC	125	A6	148	VDD	171	DQ55
103	NC	126	DQ28	149	DM4	172	VDD
104	VddQ	127	DQ29	150	DQ38	173	NC
105	DQ12	128	VddQ	151	DQ39	174	DQ60
106	DQ13	129	DM3	152	Vss	175	DQ61
107	DM1	130	А3	153	DQ44	176	Vss
108	Vdd	131	DQ30	154	RAS#	177	DM7
109	DQ14	132	Vss	155	DQ45	178	DQ62
110	DQ15	133	DQ31	156	VddQ	179	DQ63
111	DNU	134	DNU	157	S0#	180	VDDQ
112	VddQ	135	DNU	158	DNU	181	SA0
113	NC	136	VddQ	159	DM5	182	SA1
114	DQ20	137	CK0	160	Vss	183	SA2
115	NC/A12	138	CK0#	161	DQ46	184	VDDSPD

NOTE:

Pin 115 is "No Connect" for 128MB, "A12" for 256MB and 512MB.

Figure 2: 184-Pin DIMM Pin Locations



## Table 5: Pin Descriptions

Pin numbers may not correlate with symbols; refer to Pin Assignment tables on page 3 for more information

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
63, 65, 154	WE#, CAS#, RAS#	Input	Command Inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.
16, 17, 75, 76, 137, 138	CK0, CK0#, CK1, CK1#, CK2, CK2#	Input	Clock: CK, CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK, and negative edge of CK#. Output data (DQs and DQS) is referenced to the crossings of CK and CK#.
21	CKEO	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock, input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all device banksidle), or ACTIVE POWER-DOWN (row ACTIVE in any device bank). CKE is synchronous for POWER-DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit and for disabling the outputs. CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK, CK# and CKE) are disabled during POWER-DOWN. Input buffers (excluding CKE) are disabled during SELF REFRESH. CKE is an SSTL_2 input but will detect an LVCMOS LOW level after VDD is applied and until CKE is first brought HIGH. After CKE is brought HIGH, it becomes an SSTL_2 input only.
157	S0#	Input	Chip Selects: S# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when S# is registered HIGH. S# is considered part of the command code.
52, 59	BA0, BA1	Input	Bank Address: BA0 and BA1 define to which device bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied.
27, 29, 32, 37, 41, 43, 48, 115 (256MB, 512MB), 118, 122, 125, 130, 141	A0-A11 (128MB) A0-A12 (256MB, 512MB)	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective device bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one device bank (A10 LOW, device bank selected by BA0, BA1) or all device banks (A10 HIGH). The address inputs also provide the op-code during a MODE REGISTER SET command. BA0 and BA1 define which mode register (mode register or extended mode register) is loaded during the LOAD MODE REGISTER command.
5, 14, 25, 36, 56, 67, 78, 86	DQS0-DQS7	Input/ Output	Data Strobe: Output with READ data, input with WRITE data. DQS is edge-aligned with READ data, centered in WRITE data. Used to capture data.
97, 107, 119, 129, 149, 159, 169, 177	DM0-DM7	Input	Data Write Mask: DM LOW allows WRITE operation. DM HIGH blocks WRITE operation. DM lines do not affect READ operation.


## Table 5: Pin Descriptions (Continued)

Pin numbers may not correlate with symbols; refer to Pin Assignment tables on page 3 for more information

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
2, 4, 6, 8, 12, 13, 19, 20, 23, 24, 28, 31, 33, 35, 39, 40, 53, 55, 57, 60, 61, 64, 68, 69, 72, 73, 79, 80, 83, 84, 87, 88, 94, 95, 98, 99, 105, 106, 109, 110, 114, 117, 121, 123, 126, 127, 131, 133, 146, 147, 150, 151, 153, 155, 161, 162, 165, 166, 170, 171, 174, 175, 178, 179	DQ0-DQ63	Input/ Output	Data I/Os: Data bus.
92	SCL	Input	Serial Clock for Presence-Detect: SCL is used to synchronize the presence-detect data transfer to and from the module.
181,182, 183	SA0-SA2	Input	Presence-Detect Address Inputs: These pins are used to configure the presence-detect device.
91	SDA	Input/ Output	Serial Presence-Detect Data: SDA is a bidirectional pin used to transfer addresses and data into and out of the presence-detect device.
1	VREF	Supply	SSTL_2 reference voltage.
15, 22, 30, 54, 62, 77, 96, 104, 112, 128, 136, 143, 156, 164, 172, 180	VDDQ	Supply	DQ Power Supply: +2.6V ±0.1V.
7, 38, 46, 70, 85, 108, 120, 148, 168	VDD	Supply	Power Supply: +2.6V ±0.1V.
3, 11, 18, 26, 34, 42, 50, 58, 66, 74, 81, 89, 93, 100, 116, 124, 132, 139, 145, 152, 160, 176	Vss	Supply	Ground.
184	VDDSPD	Supply	Serial EEPROM positive power supply: +2.3V to +3.6V.
44, 45, 47, 49, 51, 134, 135, 140, 142, 144	DNU	_	Do Not Use: These pins are not connected on these modules, but are assigned pins on other modules in this product family.
9, 10, 71, 82, 90, 101, 102, 103, 111, 113, 115 (128MB), 158, 163, 167, 173	NC	_	No Connect: These pins should be left unconnected.




Figure 3: Functional Block Diagram - Standard PCB



#### pdf: 09005aef80a43556, source: 09005aef80a43534 DDA8C16\_32\_64x64AG.fm - Rev. D 9/04 EN



Figure 4: Functional Block Diagram - Low-Profile PCB



#### NOTE:

- 1. All resistor values are  $22\Omega$  unless otherwise specified.
- Per industry standard, Micron utilizes various component speed grades as referenced in the Module Part Numbering Guide at <a href="https://www.micron.com/numberguide">www.micron.com/numberguide</a>.
- To optimize system and loading and signal integrity for -335 speed grade, 3Ω stub resistors may be placed on command/address and control lines. Contact Micron COG Applications for additional information.

Standard modules use the following DDR SDRAM devices: MT46V16M8TG (128MB); MT46V32M8TG (256MB); MT46V64M8TG (512MB)

Lead-free modules use the following DDR SDRAM devices: MT46V16M8P (128MB); MT46V32M8P (256MB); MT46V64M8P (512MB)



#### General Description

The MT8VDDT1664A, MT8VDDT3264A, and MT8VDDT6464A are high-speed CMOS, dynamic random-access, 128MB, 256MB, and 512MB memory modules organized in a x64 configuration. DDR SDRAM modules use internally configured quad-bank DDR SDRAM devices.

DDR SDRAM modules use a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR SDRAM module effectively consists of a single 2n-bit wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is an intermittent strobe transmitted by the DDR SDRAM during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs.

DDR SDRAM modules operate from multiple differential clocks (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to DDR SDRAM modules are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed (BAO, BA1 select device bank; A0–A11 select device row for the 128MB module, A0–A12 select device row for the 256MB and 512MB modules). The address bits registered coincident with the READ or WRITE command are used to select the device bank and the starting device column location for the burst access.

DDR SDRAM modules provide for programmable read or write burst lengths of 2, 4, or 8 locations. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

The pipelined, multibank architecture of DDR SDRAM modules allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided, along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL\_2. All outputs are SSTL\_2, Class II compatible. For more information regarding DDR SDRAM operation, refer to the 128Mb, 256Mb, or 512Mb DDR SDRAM component data sheets.

#### **Serial Presence-Detect Operation**

DDR SDRAM modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device occur via a standard I<sup>2</sup>C bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA (2:0), which provide eight unique DIMM/EEPROM addresses. Write protect (WP) is tied to ground on the module, permanently disabling hardware write protect.

#### Mode Register Definition

The mode register is used to define the specific mode of operation of DDR SDRAM devices. This definition includes the selection of a burst length, a burst type, a CAS latency and an operating mode, as shown in Figure 5, Mode Register Definition Diagram, on page 9. The mode register is programmed via the MODE REGISTER SET command (with BA0 = 0 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power (except for bit A8, which is self-clearing).

Reprogramming the mode register will not alter the contents of the memory, provided it is performed correctly. The mode register must be loaded (reloaded) when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Mode register bits A0–A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4–A6 specify the CAS latency, and A7–A11 (128MB) or A7–A12 (256MB, 512MB) specify the operating mode.



#### Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 6, Burst Definition Table, on page 10.

#### Burst Length

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable, as shown in Figure 5, Mode Register Definition Diagram. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1–Ai when the burst length is set to two, by A2–Ai when the burst length is set to four, and by A3–Ai when the burst length is set to eight (where Ai is the most significant column address bit for a given configuration. See Note 5 of Figure 6, Burst Definition Table, on page 10). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both read and write bursts.


## Read Latency

The READ latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The latency can be set to 3, 2.5, or 2 clocks, as shown in Figure 6, CAS Latency Diagram, on page 10.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available nominally coincident with clock edge n+m. Table 7, CAS Latency (CL) Table, on page 10, indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.


# Figure 5: Mode Register Definition Diagram



\* M13 and M12 (BA1 and BA0) must be "0,0" to select the base mode register (vs. the extended mode register).

exte

#### 256MB and 512MB Modules



					Burst Length		
		M2	М1	МО	M3 = 0	M3 = 1	
		0	0	0	Reserved	Reserved	
		0	0	1	2	2	
	Ī	0	1	0	4	4	
	Ì	0	1	1	8	8	
	Ī	1	0	0	Reserved	Reserved	
		1	0	1	Reserved	Reserved	
	ſ	1	1	0	Reserved	Reserved	

М3

0

	<u>†</u>		
М6	M5	M4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2
0	1	1	3
1	0	0	Reserved
1	0	1	Reserved
1	1	0	2.5

Reserved

Reserved Reserved

Burst Type

Sequential

Interleaved

M12	M11	M 10	М9	М8	М7	M6-M0 Operating Mode	
0	0	0	0	0	0	Valid	Normal Operation
0	0	0	0	1	0	Valid	Normal Operation/Reset DLL
-	-	-	-	-	-	-	All other states reserved



Table 6: Burst Definition Table

	STA	\ RTII	NG.	ORDER OF ACCESSES WITHIN A BURST				
BURST LENGTH	CO	STARTING COLUMN ADDRESS		TYPE = SEQUENTIAL	TYPE = INTERLEAVED			
2			A0					
			0	0-1	0-1			
			1	1-0	1-0			
4		<b>A</b> 1	A0					
		0	0	0-1-2-3	0-1-2-3			
	0 1		1	1-2-3-0	1-0-3-2			
		1 0		2-3-0-1	2-3-0-1			
	1 1		1	3-0-1-2	3-2-1-0			
8	A2	<b>A</b> 1	A0					
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7			
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6			
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5			
<u> </u>	0 1 1		1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4			
	1 0 0		0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3			
	1 0 1		1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2			
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1			
,	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0			


#### NOTE:

- For a burst length of two, A1–Ai select the twodata-element block; A0 selects the first access within the block.
- For a burst length of four, A2–Ai select the fourdata-element block; A0–A1 select the first access within the block.
- For a burst length of eight, A3–Ai select the eightdata-element block; A0–A2 select the first access within the block.
- Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
- 5. i = 9 (128MB, 256MB)i = 9, 11 (512MB)

Table 7: CAS Latency (CL) Table

	ALLOWABLE OPERATING CLOCK FREQUENCY (MHZ)									
SPEED	CL = 2	CL = 2.5	CL = 3							
-40B	75 ≤ f ≤ 133	75 ≤ f ≤ 133	133 ≤ f ≤ 200							

Figure 6: CAS Latency Diagram



#### Operating Mode

The normal operating mode is selected by issuing a MODE REGISTER SET command with bits A7–A11 (128MB), or A7–A12 (256MB, 512MB) each set to zero, and bits A0–A6 set to the desired values. A DLL reset is initiated by issuing a MODE REGISTER SET command with bits A7 and A9–A11 (128MB), or A7 and A9–A12 (256MB, 512MB) each set to zero, bit A8 set to one, and bits A0–A6 set to the desired values. Although not required by the Micron device, JEDEC specifications recommend when a LOAD MODE REGISTER command is issued to reset the DLL, it should always be followed by a LOAD MODE REGISTER command to select normal operating mode.

All other combinations of values for A7-A11, or A7-A12, are reserved for future use and/or test modes. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

## **Extended Mode Register**


The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable and output drive strength. These functions are controlled via the bits shown in Figure 7, Extended Mode Register Definition Diagram, on page 11. The extended mode register is programmed via the LOAD MODE REGISTER command to the mode register (with BA0 = 1 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power. The enabling of the DLL should always be followed by a LOAD MODE REGISTER command to the mode register (BA0/BA1 both low) to reset the DLL.

The extended mode register must be loaded when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

#### **DLL** Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. (When the device exits self refresh mode, the DLL is enabled automatically.) Any time the DLL is enabled, 200 clock cycles with CKE HIGH must occur before a READ command can be issued.

# Figure 7: Extended Mode Register Definition Diagram



#### NOTE:

- BA1 and BA0 (E13 and E12 for 128MB, E14 and E13 for 256MB and 512MB) must be "0, 1" to select the Extended Mode Register (vs. the base Mode Register)
- 2. QFC# is not supported.

#### Commands

Table 8, Commands Truth Table, and Table 9, DM Operation Truth Table, provide a general reference of available commands. For a more detailed description

of commands and operations, refer to the 128Mb, 256Mb, or 512Mb DDR SDRAM component data sheets.

#### Table 8: Commands Truth Table

CKE is HIGH for all commands shown except SELF REFRESH; all states and sequences not shown are illegal or reserved

NAME (FUNCTION)	CS#	RAS#	CAS#	WE#	ADDR	NOTES
DESELECT (NOP)	Н	Х	Х	Х	Х	1
NO OPERATION (NOP)	L	Н	Н	Н	Х	1
ACTIVE (Select bank and activate row)	L	L	Н	Н	Bank/Row	2
READ (Select bank and column, and start READ burst)	L	Н	L	Н	Bank/Col	3
WRITE (Select bank and column, and start WRITE burst)	L	Н	L	L	Bank/Col	3
BURST TERMINATE	L	Н	Н	L	Х	4
PRECHARGE (Deactivate row in bank or banks)	L	L	Н	L	Code	5
AUTO REFRESH or SELF REFRESH (Enter self refresh mode)	L	L	L	Н	Х	6, 7
LOAD MODE REGISTER	L	L	L	L	Op-Code	8

#### NOTE:

- 1. DESELECT and NOP are functionally interchangeable.
- 2. BA0-BA1 provide device bank address and A0-A11 (128MB) or A0-A12 (256MB, 512MB) provide device row address.
- 3. BA0-BA1 provide device bank address; A0-A9 (128MB, 256MB) or A0-A9, A11(512MB) provide device column address; A10 HIGH enables the auto precharge feature (non-persistent), and A10 LOW disables the auto precharge feature.
- 4. Applies only to read bursts with auto precharge disabled; this command is undefined (and should not be used) for read bursts with auto precharge enabled and for write bursts.
- 5. A10 LOW: BA0-BA1 determine which device bank is precharged. A10 HIGH: all device banks are precharged and BA0-BA1 are "Don't Care."
- 6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
- 7. Internal refresh counter controls device row addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 8. BA0-BA1 select either the mode register or the extended mode register (BA0 = 0, BA1 = 0 select the mode register; BA0 = 1, BA1 = 0 select extended mode register; other combinations of BA0-BA1 are reserved). A0-A11 (128MB) or A0-A12 (256MB, 512MB) provide the op-code to be written to the selected mode register.

#### Table 9: DM Operation Truth Table

Used to mask write data; provided coincident with the corresponding data

NAME (FUNCTION)	DM	DQS
WRITE Enable	L	Valid
WRITE Inhibit	Н	X

## **Absolute Maximum Ratings**

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the opera-

tional sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Voltage on VDD Supply	
Relative to Vss1V to +3.6V	
Voltage on VDDQ Supply	
Relative to Vss1V to +3.6V	
Voltage on VREF and Inputs	
Relative to Vss1V to +3.6V	

Voltage on I/O Pins	
Relative to Vss	0.5V to VDDQ +0.5V
Operating Temperature	
$T_A(ambient) \dots$	$0^{\circ}$ C to +70°C
Storage Temperature (plastic).	55°C to +150°C
Short Circuit Output Current	50m A

### Table 10: DC Electrical Characteristics and Operating Conditions

Notes: 1–5, 14; notes appear on pages 19–21;  $0^{\circ}C \le T_A \le +70^{\circ}C$ 

PARAM ETER/CONDITION		SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage		VDD	2.5	2.7	V	32, 36, 49
I/O Supply Voltage		VDDQ	2.5	2.7	V	32, 36, 39, 49
I/O Reference Voltage		VREF	0.49 x VDDQ	0.51 x VDDQ	V	6, 39
I/O Termination Voltage (system)		VTT	VREF - 0.04	VREF + 0.04	V	7, 39
Input High (Logic 1) Voltage		VIH(DC)	VREF + 0.15	VDD + 0.3	V	25
Input Low (Logic 0) Voltage		VIL(DC)	-0.3	VREF - 0.15	V	25
INPUT LEAKAGE CURRENT ANY INPUT $0v \le VIN \le VDD$ , VREF PIN $0v \le VIN \le 1.35V$ (All other pins not under test = $0V$ )	Command/ Address, RAS#, CAS#, WE#, S#, CKE CK0, CK0#	lı	-16	16	μΑ	47
	CK1, CK1#, CK2, CK2# DM		-6 -2	6		
OUTPUT LEAKAGE CURRENT (DQs are disabled; 0V ≤ Vout ≤ VDDQ)	DQ, DQS	loz	-5	5	μΑ	47
OUTPUT LEVELS:		Іон	-16.8	_	mA	
High Current (VOUT = VDDQ-0.373V, minimum VREF Low Current (VOUT = 0.373V, maximum VREF, maxi		lol	16.8	-	mA	33, 34

### Table 11: AC Input Operating Conditions

Notes: 1–5, 14; notes appear on pages 19–21;  $0^{\circ}C \le T_{A} \le +70^{\circ}C$ ; VDD = VDDQ = +2.6V ±0.1V

PARAM ETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage	VIH(Ac)	VREF + 0.310	_	V	12, 25, 35
Input Low (Logic 0) Voltage	VIL(AC)	-	VREF - 0.310	V	12, 25, 35
I/O Reference Voltage	VREF(AC)	0.49 x VDDQ	0.51 x VDDQ	V	6



# Table 12: IDD Specifications and Conditions – 128MB

DDR SDRAM components only

Notes: 1–5, 8, 10, 12, 48; notes appear on pages 19–21;  $0^{\circ}C \le T_A \le +70^{\circ}C$ ; VDD = VDDQ = +2.6V ±0.1V

		Ī	MAX		
PARAM ETER/CONDITION	SYMBOL	-40B	UNITS	NOTES	
OPERATING CURRENT: One device bank; Active-Precharge;	${}^{t}RC = {}^{t}RC (MIN);$	IDD0	920	mA	20, 42
<sup>t</sup> CK = <sup>t</sup> CK (MIN); DQ, DM, and DQSinputs changing once p Address and control inputs changing once every two clock					
OPERATING CURRENT: One device bank; Active-Read-Pre-c	•	IDD1	1,080	mA	20, 42
${}^{t}RC = {}^{t}RC (MIN); {}^{t}CK = {}^{t}CK (MIN); IOUT = 0mA; Address and changing once per clock cycle$	control inputs				
PRECHARGE POWER-DOWN STANDBY CURRENT: All devices	banksidle; Power-	IDD2P	24	mA	21, 28,
down mode; <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE = LOW		IDD2F			44
IDLE STANDBY CURRENT: CS# = HIGH; All device banksidle; <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE = HIGH; Address and other control inputs changing once per clock cycle. VIN = VREF for DQ, DQS, and DM			400	mA	45
ACTIVE POWER-DOWN STANDBY CURRENT: One device ba	nk active; Power-	IDD3P	200	mA	21, 28,
down mode; <sup>†</sup> CK = <sup>†</sup> CK (MIN); CKE = LOW					44
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One	•	IDD3N	400	mA	20, 41
Precharge; <sup>†</sup> RC = <sup>†</sup> RAS (MAX); <sup>†</sup> CK = <sup>†</sup> CK (MIN); DQ, DM, an changing twice per clock cycle; Address and other control i per clock cycle	•				
OPERATING CURRENT: Burst = 2; Reads; Continuous burst;	One device bank	IDD4R	1,080	mA	20, 42
active; Address and control inputs changing once per clock (MIN); IOUT = 0mA	cycle; <sup>t</sup> CK = <sup>t</sup> CK				
OPERATING CURRENT: Burst = 2; Writes; Continuous burst;	One device bank	IDD4W	1,240	mA	20
active; Address and control inputs changing once per clock cycle; <sup>t</sup> CK = <sup>t</sup> CK (MIN); DQ, DM, and DQS inputs changing twice per clock cycle					
AUTO REFRESH CURRENT	<sup>t</sup> REFC = <sup>t</sup> RFC (MIN)	IDD5	1,920	mA	20, 44
	<sup>t</sup> REFC = 15.625μs	IDD5A	48	mA	24, 44
SELF REFRESH CURRENT: CKE ≤ 0.2V		IDD6	32	mA	9
OPERATING CURRENT: Four device bank interleaving READs (BL= 4) with auto		IDD7	2,840	mA	20, 43
precharge, ${}^{t}RC$ = minimum ${}^{t}RC$ allowed; ${}^{t}CK$ = ${}^{t}CK$ (MIN); As inputs change only during Active, READ, or WRITE comma					



## Table 13: IDD Specifications and Conditions - 256MB

DDR SDRAM components only

Notes: 1–5, 8, 10, 12, 48; notes appear on pages 19–21;  $0^{\circ}\text{C} \le T_{\text{A}} \le +70^{\circ}\text{C}$ ;  $\text{VDD} = \text{VDDQ} = +2.6\text{V} \pm 0.1\text{V}$ 

PARAM ETER/CONDITION		SYMBOL	-40B	UNITS	NOTES
OPERATING CURRENT: One device bank; Active-Precharge; <sup>t</sup> RC = <sup>t</sup> RC (MIN); <sup>t</sup> CK = <sup>t</sup> CK (MIN); DQ, DM, and DQSinputs changing once per clock cycle; Address and control inputs changing once every two clock cycles		IDD0	1,080	mA	20, 42
OPERATING CURRENT: One device bank; Active-Read-Pre-chatRC = ${}^{t}$ RC = ${}^{t}$ RC (MIN); ${}^{t}$ CK = ${}^{t}$ CK (MIN); IOUT = 0mA; Address and cochanging once per clock cycle	ontrol inputs	IDD1	1,360	mA	20, 42
PRECHARGE POWER-DOWN STANDBY CURRENT: All device be down mode; <sup>†</sup> CK = <sup>†</sup> CK (MIN); CKE = LOW	anksidle; Power-	IDD2P	32	mA	21, 28, 44
IDLE STANDBY CURRENT: CS# = HIGH; All device banksidle; <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE = HIGH; Address and other control inputs changing once per clock cycle. VIN = VREF for DQ, DQS, and DM		IDD2F	480	mA	45
ACTIVE POWER-DOWN STANDBY CURRENT: One device bank down mode; ${}^{t}CK = {}^{t}CK (MIN)$ ; CKE = LOW	active; Power-	IDD3P	320	mA	21, 28, 44
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One device bank; Active- Precharge; <sup>†</sup> RC = <sup>†</sup> RAS (MAX); <sup>†</sup> CK = <sup>†</sup> CK (MIN); DQ, DM, and DQSinputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle		IDD3N	560	mA	20, 41
OPERATING CURRENT: Burst = 2; Reads; Continuous burst; Or active; Address and control inputs changing once per clock of (MIN); IOUT = 0mA		IDD4R	1,600	mA	20, 42
OPERATING CURRENT: Burst = 2; Writes; Continuous burst; O active; Address and control inputs changing once per clock c (MIN); DQ, DM, and DQSinputs changing twice per clock cycles.	ycle; <sup>t</sup> CK = <sup>t</sup> CK	IDD4W	1,560	mA	20
AUTO REFRESH CURRENT	$^{t}$ REFC = $^{t}$ RFC (M IN)	IDD5	2,080	mA	20, 44
	<sup>t</sup> REFC = 7.8125μs	IDD5A	48	mA	24, 44
SELF REFRESH CURRENT: CKE ≤ 0.2V		IDD6	32	mA	9
OPERATING CURRENT: Four device bank interleaving READs (BL= 4) with auto precharge, <sup>†</sup> RC = minimum <sup>†</sup> RC allowed; <sup>†</sup> CK = <sup>†</sup> CK (MIN); Address and control inputs change only during Active, READ, or WRITE commands		IDD7	3,760	mA	20, 43

## Table 14: IDD Specifications and Conditions - 512MB

DDR SDRAM components only

Notes: 1–5, 8, 10, 12, 48; notes appear on pages 19–21;  $0^{\circ}\text{C} \le T_{\text{A}} \le +70^{\circ}\text{C}$ ;  $\text{VDD} = \text{VDDQ} = +2.6\text{V} \pm 0.1\text{V}$ 

			MAX		
PARAM ETER/CONDITION		SYM	-40B	UNITS	NOTES
OPERATING CURRENT: One device bank; Active-Precharge; <sup>†</sup> RC = <sup>†</sup> RC (MIN); <sup>†</sup> CK = <sup>†</sup> CK (MIN); DQ, DM, and DQSinputs changing once per clock cycle; Address and control inputs changing once every two clock cycles			1,240	mA	20, 42
OPERATING CURRENT: One device bank; Active-Read-Pre-chatRC = ${}^{t}$ RC = ${}^{t}$ RC (MIN); ${}^{t}$ CK = ${}^{t}$ CK (MIN); IOUT = 0mA; Address and cochanging once per clock cycle	ontrol inputs	IDD1	1,480	mA	20, 42
PRECHARGE POWER-DOWN STANDBY CURRENT: All device be down mode; <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE = LOW	panksidle; Power-	IDD2P	40	mA	21, 28, 44
IDLE STANDBY CURRENT: CS# = HIGH; All device banksidle; <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE = HIGH; Address and other control inputs changing once per clock cycle. VIN = VREF for DQ, DQS, and DM			440	mA	45
ACTIVE POWER-DOWN STANDBY CURRENT: One device bank down mode; <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE = LOW	cactive; Power-	IDD3P	360	mA	21, 28, 44
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One device bank; Active-Precharge; <sup>†</sup> RC = <sup>†</sup> RAS (MAX); <sup>†</sup> CK = <sup>†</sup> CK (MIN); DQ, DM, and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle			440	mA	41
OPERATING CURRENT: Burst = 2; Reads; Continuous burst; Oractive; Address and control inputs changing once per clock of (MIN); IOUT = 0mA		IDD4R	1,520	mA	20, 42
OPERATING CURRENT: Burst = 2; Writes; Continuous burst; Cactive; Address and control inputs changing once per clock commonly; DQ, DM, and DQS inputs changing twice per clock cycles.	yde; <sup>t</sup> CK = <sup>t</sup> CK	IDD4W	1,560	mA	20
AUTO REFRESH CURRENT	<sup>t</sup> REFC = <sup>t</sup> RFC (MIN)	IDD5	2,760	mA	20, 44
	<sup>t</sup> REFC = 7.8125μs	IDD5A	88	mA	24, 44
SELF REFRESH CURRENT: CKE ≤ 0.2V		IDD6	40	mA	9
OPERATING CURRENT: Four device bank interleaving READs (BL = 4) with auto precharge, <sup>†</sup> RC = minimum <sup>†</sup> RC allowed; <sup>†</sup> CK = <sup>†</sup> CK (MIN); Address and control inputs change only during Active, READ, or WRITE commands		IDD7	3,600	mA	20, 43

## Table 15: Capacitance

Note: 11; notes appear on pages 19-21

PARAM ETER	SYMBOL	MIN	MAX	UNITS
Input/Output Capacitance: DQ, DQS, DM	Cio	4.0	5.0	pF
Input Capacitance: Command and Address, S#, CKE	Ci1	16.0	24.0	pF
Input Capacitance: CK0, CK0# (Standard PCB)	Cl2	10.0	12.0	pF
Input Capacitance: CK1, CK1#; CK2, CK2# (Standard PCB)	Cl3	9.0	12.0	pF
Input Capacitance: CK0, CK0# (Low-Profile PCB)	Ci2	5.5	7.5	pF
Input Capacitance: CK1, CK1#; CK2, CK2# (Low-Profile PCB)	Ci3	6.0	9.0	pF

# Table 16: DDR SDRAM Component Electrical Characteristics and Recommended AC Operating Conditions

Notes: 1–5, 12–15, 29; notes appear on pages 19–21;  $0^{\circ}C \le T_A \le +70^{\circ}C$ ; VDD = VDDQ = +2.6V ±0.1V

AC CHARACTERISTICS		-40	)B			
PARAM ETER PARAM ETER		SYM	MIN	MAX	UNITS	NOTES
Access window of DQs from CK/CK#		<sup>t</sup> AC	-0.70	+0.70	ns	
CK high-level width		<sup>t</sup> CH	0.45	0.55	<sup>t</sup> CK	26
CK low-level width		<sup>t</sup> CL	0.45	0.55	<sup>t</sup> CK	26
Clock cycle time	CL = 3	<sup>t</sup> CK (3)	5.00	7.50		
	CL = 2.5	<sup>t</sup> CK (2.5)	6.00	13.00	ns	40, 46
	CL = 2	<sup>t</sup> CK (2)	7.50	13.00	ns	40, 46
DQ and DM input hold time relative to DQS		<sup>t</sup> DH	0.40		ns	23, 27
DQ and DM input setup time relative to DQS		<sup>t</sup> DS	0.40		ns	23, 27
DQ and DM input pulse width (for each input)		<sup>t</sup> DIPW	1.75		ns	27
Access window of DQSfrom CK/CK#		<sup>t</sup> DQSCK	-0.60	+0.60	ns	
DQSinput high pulse width		<sup>t</sup> DQSH	0.35		<sup>t</sup> CK	
DQSinput low pulse width		t DQSL	0.35		<sup>t</sup> CK	
DQS-DQ skew, DQS to last DQ valid, per group,	per access	<sup>t</sup> DQSQ		0.40	ns	22, 23
Write command to first DQSIatching transition		tDQSS	0.72	1.28	<sup>t</sup> CK	
DQSfalling edge to CK rising - setup time		<sup>t</sup> DSS	0.20		<sup>t</sup> CK	
DQSfalling edge from CK rising - hold time		<sup>t</sup> DSH	0.20		<sup>t</sup> CK	
Half clock period		<sup>t</sup> HP	<sup>t</sup> CH.	<sup>t</sup> CL	ns	30
Data-outhigh-impedancewindowfromCK/CK#		<sup>t</sup> HZ		+0.70	ns	16, 37
Data-outlow-impedancewindowfromCK/CK#		<sup>t</sup> LZ	-0.7		ns	16, 37
Address and control input hold time (fast slew rate)		<sup>t</sup> IH <sub>F</sub>	0.60		ns	12
Address and control input setup time (fast slew	rate)	<sup>t</sup> IS <sub>E</sub>	0.60		ns	12
Address and control input hold time (slow slew	rate)	<sup>t</sup> IH <sub>S</sub>	0.60		ns	12
Address and control input setup time (slow slew	v rate)	<sup>t</sup> IS <sub>S</sub>	0.60		ns	12
Address and Control input pulse width (for each in	nput)	<sup>t</sup> IPW	2.20		ns	
LOAD MODE REGISTER command cycle time	• •	<sup>t</sup> MRD	10		ns	
DQ-DQShold, DQSto first DQ to go non-valid,	per access	<sup>t</sup> QH	tHP-tQHS		ns	22, 23
Data hold skew factor	•	<sup>t</sup> QHS		0.50	ns	
ACTIVE to PRECHARGE command		<sup>t</sup> RAS	40	70,000	ns	31,
ACTIVE to READ with auto precharge command	d	<sup>t</sup> RAP	15		ns	
ACTIVEto ACTIVE/AUTO REFRESH command pe	riod	<sup>t</sup> RC	55		ns	
AUTO REFRESH command period		<sup>t</sup> RFC	70		ns	44
ACTIVE to READ or WRITE delay		<sup>t</sup> RCD	15		ns	
PRECHARGE command period		<sup>t</sup> RP	15		ns	
DQSread preamble		<sup>t</sup> RPRE	0.90	1.10	<sup>t</sup> CK	38
DQSread postamble		<sup>t</sup> RPST	0.40	0.60	<sup>t</sup> CK	38
ACTIVE bank a to ACTIVE bank b command		<sup>t</sup> RRD	10		ns	
DQSwrite preamble		<sup>t</sup> WPRE	0.25		<sup>t</sup> CK	
DQSwrite preamble setup time		<sup>t</sup> WPRES	0		ns	18, 19
DQSwrite postamble		tWPST	0.40	0.60	<sup>t</sup> CK	17
Write recovery time		<sup>t</sup> WR	15		ns	
Internal WRITE to READ command delay		<sup>t</sup> WTR	2		<sup>t</sup> CK	




# Table 16: DDR SDRAM Component Electrical Characteristics and Recommended AC Operating Conditions (Continued)

Notes: 1–5, 12–15, 29; notes appear on pages 19–21;  $0^{\circ}C \le T_A \le +70^{\circ}C$ ; VDD = VDDQ = +2.6V ±0.1V

AC CHARACTERISTICS		-4	0B			
PARAM ETER		SYM	MIN	MAX	UNITS	NOTES
Data valid output window		na	tQH -	DQSQ	ns	22
REFRESH to REFRESH command interval	128MB	t REFC		140.60	μs	21
	256MB, 512MB			70.30	μs	21
Average periodic refresh interval	128MB	t REFI		15.62	μs	21
	256MB, 512MB	П		7.81	μs	21
Terminating voltage delay to VDD		<sup>t</sup> VTD	0		ns	
Exit SELF REFRESH to non-READ command		<sup>t</sup> XSNR	70		ns	
Exit SELF REFRESH to READ command		<sup>t</sup> XSRD	200		<sup>t</sup> CK	

#### **Notes**

- 1. All voltages referenced to Vss.
- Tests for AC timing, Idd, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Outputs measured with equivalent load:



- 4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1V/ns in the range between VIL(AC) and VIH(AC).
- 5. The AC and DC input level specifications are as defined in the SSTL\_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
- 6. VREF is expected to equal VddQ/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on VREF may not exceed ±2 percent of the DC value. From VDDQ/2, VREF is allowed ±25mV for DC error and an additional ±25mV for AC noise, measured at the nearest VREF bypass capacitor.
- 7. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF, and must track variations in the DC level of VREF.
- IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time at CL = 3 for -40B with the outputs open.
- 9. Enables on-chip refresh and address counters.
- 10. IDD specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.
- 11. This parameter is sampled. VDD =  $\pm 2.6 \text{V} \pm 0.1 \text{V}$ , VDDQ =  $\pm 2.6 \text{V} \pm 0.1 \text{V}$ , VREF = Vss, f =  $\pm 100 \text{ MHz}$ , T<sub>A</sub> =  $\pm 25 \text{°C}$ , VOUT(DC) = VDDQ/2, VOUT (peak to peak) =

- 0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
- 12. For slew rates < 1 V/ns and greater ≥ 0.5 V/ns. If slew rate is < 0.5 V/ns, timing must be derated: <sup>t</sup>IS has an additional 50ps per each 100m V/ns reduction in slew rate from 500m V/ns, while <sup>t</sup>IH is unaffected. If slew rate exceeds 4.5 V/ns, functionality is uncertain. For -40B, slew rates must be ≥ 0.5 V/ns.
- 13. The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross; the input reference level for signals other than CK/CK# is VREF.
- 14. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before Vref stabilizes, CKE ≤ 0.3 x VDDQ is recognized as LOW.
- 15. The output timing reference level, as measured at the timing reference point indicated in Note 3, is VTT.
- 16. <sup>t</sup>HZ and <sup>t</sup>LZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).
- 17. The intent of the Don't Care state after completion of the postamble is the DQS-driven signal should either be high, low, or high-Z and that any signal transition within the input switching region must follow valid input requirements. That is, if DQS transitions high (above VIHDC (MIN) then it must not transition low (below VIHDC) prior to <sup>t</sup>DQSH (MIN).
- 18. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
- 19. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on <sup>t</sup>DQSS.
- 20. MIN (<sup>t</sup>RC or <sup>t</sup>RFC) for IDD measurements is the smallest multiple of <sup>t</sup>CK that meets the minimum absolute value for the respective parameter. <sup>t</sup>RAS (MAX) for IDD measurements is the largest multiple of <sup>t</sup>CK that meets the maximum absolute value for <sup>t</sup>RAS.
- The refresh period 64ms. This equates to an average refresh rate of 15.625μs (128MB), or 7.8125μs (256MB, 512MB). However, an AUTO REFRESH command must be asserted at least once every 140.6μs (128MB) or 70.3μs (256MB, 512MB); burst




- refreshing or posting by the DRAM controller greater than eight refresh cycles is not allowed.
- 22. The valid data window is derived by achieving other specifications: <sup>t</sup>HP (<sup>t</sup>CK/2), <sup>t</sup>DQSQ, and <sup>t</sup>QH (<sup>t</sup>QH = <sup>t</sup>HP <sup>t</sup>QHS). The data valid window derates directly porportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55, beyond which functionality is uncertain.
- 23. Each byte lane has a corresponding DQS.
- 24. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period (<sup>t</sup>RFC [MIN]) else CKE is LOW (i.e., during standby).
- 25. To maintain a valid level, the transitioning edge of the input must:
  - a. Sustain a constant slew rate from the current AC level through to the target AC level, VIL(AC) or VIH(AC).
  - b. Reach at least the target AC level.
  - c. After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC).
- 26. CK and CK# input slew rate must be  $\geq 1$  W/ns ( $\leq 2$  W/ns differentially).
- 27. DQ and DM input slew rates must not deviate from DQS by more than 10 percent. If the DQ/DM/DQS slew rate is less than 0.5V/ns, timing must be derated: 50ps must be added to <sup>t</sup>DS and <sup>t</sup>DH for each 100mv/ns reduction in slew rate. For -40B speed grade, slow rate must be ≥ 0.5 V/ns. If slew rate exceeds 4 V/ns, functionality is uncertain.
- 28. VDD must not vary more than 4 percent if CKE is not active while any bank is active.
- 29. The clock is allowed up to ±150ps of jitter. Each timing parameter is allowed to vary by the same amount.
- 30. <sup>t</sup>HP min is the lesser of <sup>t</sup>CL minimum and <sup>t</sup>CH minimum actually applied to the device CK and CK# inputs, collectively during bank active.
- 31. READs and WRITEs with auto precharge are not allowed to be issued until <sup>t</sup>RAS (MIN) can be satisfied prior to the internal precharge command being issued.
- 32. Any positive glitch in the nominal voltage must be less than 1/3 of the clock and not more than +300mV or 2.9V, whichever is less. Any negative glitch must be less than 1/3 of the clock cycle and

- not exceed either -200mV or 2.4V, whichever is more positive.
- 33. Normal Output Drive Curves:
  - a. The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 8, Pull-Down Characteristics.
  - b. The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 8, Pull-Down Characteristics.
  - c. The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 9, Pull-Up Characteristics.
  - d. The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 9, Pull-Up Characteristics.
  - e. The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between 0.71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0V, and at the same voltage and temperature.
  - f. The full variation in the ratio of the nominal pull-up to pull-down current should be unity ±10 percent, for device drain-to-source voltages from 0.1V to 1.0V.
- 34. The voltage levels used are derived from a minimum VDD level and the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.
- 35. VIH overshoot: VIH(MAX) = VDDQ + 1.5V for a pulse width ≤ 3ns and the pulse width cannot be greater than 1/3 of the cycle rate. VIL undershoot: VIL (MIN) = -1.5V for a pulse width ≤ 3ns and the pulse width cannot be greater than 1/3 of the cycle rate.
- 36. VDD and VDDQ must track each other.
- 37. This maximum value is derived from the referenced test load. In practice, the values obtained in a typical terminated design may reflect up to 310ps less for <sup>t</sup>HZ (MAX) and the last DVW. <sup>t</sup>HZ (MAX) will prevail over <sup>t</sup>DQSCK (MAX) + <sup>t</sup>RPST (MAX) condition. <sup>t</sup>LZ (MIN) will prevail over <sup>t</sup>DQSCK (MIN) + <sup>t</sup>RPRE (MAX) condition.




Figure 8: Pull-Down Characteristics



- 38. For slew rates greater than 1 V/ns the (LZ) transition will start about 310ps earlier.
- 39. During initialization, VDDQ, VTT, and VREF must be equal to or less than VDD + 0.3V. Alternatively, VTT may be 1.35V maximum during power up, even if VDD/ VDDQ are 0V, provided a minimum of  $42\Omega$  of series resistance is used between the VTT supply and the input pin.
- 40. The current Micron part operates below the slowest JEDEC operating frequency of 83 MHz. As such, future die may not reflect this option.
- 41. For -40B modules, IDD3N is specified to be 35mA per DDR SDRAM device at 100 MHz.
- 42. Random addressing changing and 50 percent of data changing at every transfer.
- 43. Random addressing changing and 100 percent of data changing at every transfer.
- 44. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until <sup>t</sup>RFC has been satisfied.

Figure 9: Pull-Up Characteristics



- 45. IDD2N specifies the DQ, DQS, and DM to be driven to a valid high or low logic level. IDD2Q is similar to IDD2F except IDD2Q specifies the address and control inputs to remain stable. Although IDD2F, IDD2N, and IDD2Q are similar, IDD2F is "worst case."
- 46. Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset, followed by 200 clock cycles before any READ command.
- 47. Leakage number reflects the worst case leakage possible through the module pin, not what each memory device contributes.
- 48. When an input signal is HIGH or LOW, it is defined as a steady state logic HIGH or LOW.
- 49. This is the DC voltage supplied at the DRAM and is inclusive of all noise up to 20MHz. Any noise above 20MHz at the DRAM generated from any source other than that of the DRAM itself may not exceed the DC voltage range of 2.6V ±100m V.




#### Initialization

To ensure device operation the DRAM must be initialized as described below:

- 1. Simultaneously apply power to VDD and VDDQ.
- 2. Apply VREF and then VTT power.
- 3. Assert and hold CKE at a LVCMOS logic low.
- 4. Provide stable CLOCK signals.
- 5. Wait at least 200 µs.
- 6. Bring CKE high and provide at least one NOP or DESELECT command. At this point the CKE input changes from a LVCMOS input to a SSTL2 input only and will remain a SSTL\_2 input unless a power cycle occurs.
- 7. Perform a PRECHARGE ALL command.
- 8. Wait at least <sup>t</sup>RP time, during this time NOPs or DESELECT commands must be given.
- 9. Using the LMR command program the Extended Mode Register (E0 = 0 to enable the DLL and E1 = 0 for normal drive or E1 = 1 for reduced drive, E2 through En must be set to 0; where n = most significant bit).
- 10. Wait at least <sup>t</sup>MRD time, only NOPs or DESELECT commands are allowed.
- 11. Using the LMR command program the Mode Register to set operating parameters and to reset the DLL. Note at least 200 clock cycles are required between a DLL reset and any READ command.
- 12. Wait at least <sup>t</sup>MRD time, only NOPs or DESELECT commands are allowed.
- 13. Issue a PRECHARGE ALL command.
- 14. Wait at least <sup>t</sup>RP time, only NOPs or DESELECT commands are allowed.
- 15. Issue an AUTO REFRESH command (Note this may be moved prior to step 13).
- 16. Wait at least <sup>t</sup>RFC time, only NOPs or DESELECT commands are allowed.
- 17. Issue an AUTO REFRESH command (Note this may be moved prior to step 13).
- 18. Wait at least <sup>t</sup>RFC time, only NOPs or DESELECT commands are allowed.
- 19. Although not required by the Micron device, JEDEC requires a LMR command to clear the DLL bit (set M8 = 0). If a LMR command is issued the same operating parameters should be utilized as in step 11.
- 20. Wait at least <sup>t</sup>MRD time, only NOPs or DESELECT commands are allowed.
- 21. At this point the DRAM is ready for any valid command. Note 200 clock cycles are required between step 11 (DLL Reset) and any READ command.

#### Figure 10: Initialization Flow Diagram





#### SPD Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (as shown in Figure 11, Data Validity, and Figure 12, Definition of Start and Stop).


#### **SPD Start Condition**

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

### **SPD Stop Condition**

All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.

Figure 11: Data Validity



#### SPD Acknowledge

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (as shown in Figure 13, Acknowledge Response From Receiver).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.

Figure 12: Definition of Start and Stop





Figure 13: Acknowledge Response From Receiver



## Table 17: EEPROM Device Select Code


Most significant bit (b7) is sent first

SELECT CODE	DEVICE TYPE IDENTIFIER			CHIP ENABLE			RW	
SELECT GODE	b7	b6	b5	b4	b3	b2	b1	b0
Memory Area Select Code (two arrays)	1	0	1	0	SA2	SA1	SA0	RW
Protection Register Select Code	0	1	1	0	SA2	SA1	SA0	₽W

Table 18: EEPROM Operating Modes

MODE	RW BIT	WC	BYTES	INITIAL SEQUENCE
Current Address Read	1	VIH or VIL	1	START, Device Select, RW = "1"
Random Address Read	0	VIH or VIL	1	START, Device Select, $R\overline{W}$ = "0", Address
	1	VIH or VIL	1	reSTART, Device Select, RW = "1"
Sequential Read	1	VIH or VIL	≥ 1	Similar to Current or Random Address Read
Byte Write	0	VIL	1	START, Device Select, RW = "0"
Page Write	0	VIL	≤ 16	START, Device Select, RW = "0"

Figure 14: SPD EEPROM Timing Diagram



## Table 19: Serial Presence-Detect EEPROM DC Operating Conditions

All voltages referenced to Vss; VDDSPD = +2.3V to +3.6V

PARAM ETER/CONDITION	SYMBOL	MIN	MAX	UNITS
SUPPLY VOLTAGE	VDDSPD	2.3	3.6	V
INPUT HIGH VOLTAGE: Logic 1; All inputs	Vih	VDDSPD × 0.7	VDDSPD+0.5	V
INPUT LOW VOLTAGE: Logic 0; All inputs	VIL	-1	VDDSPD × 0.3	V
OUTPUT LOW VOLTAGE: IOUT = 3mA	Vol	_	0.4	V
INPUT LEAKAGE CURRENT: Vin = GND to VDD	I⊔	_	10	μΑ
OUTPUT LEAKAGE CURRENT: Vout = GND to VDD	ILO	_	10	μΑ
STANDBY CURRENT: SCL = SDA = VDD - 0.3V; All other inputs = VDD or VSS	ISB	_	30	μΑ
POWER SUPPLY CURRENT: SCL clock frequency = 100 KHz	Icc	_	2	mA

### Table 20: Serial Presence-Detect EEPROM AC Operating Conditions

All voltages referenced to Vss; VDDSPD = +2.3V to +3.6V

PARAM ETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SCL LOW to SDA data-out valid	<sup>t</sup> AA	0.2	0.9	μs	1
Time the bus must be free before a new transition can start	<sup>t</sup> BUF	1.3		μs	
Data-out hold time	<sup>t</sup> DH	200		ns	
SDA and SCL fall time	<sup>t</sup> F		300	ns	2
Data-in hold time	tHD:DAT	0		μs	
Start condition hold time	tHD:STA	0.6		μs	
Clock HIGH period	<sup>t</sup> HIGH	0.6		μs	
Noise suppression time constant at SCL, SDA inputs	<sup>t</sup> l		50	ns	
Clock LOW period	<sup>t</sup> LOW	1.3		μs	
SDA and SCL rise time	<sup>t</sup> R		0.3	μs	2
SCL clock frequency	<sup>f</sup> SCL		400	KHz	
Data-in setup time	<sup>t</sup> SU:DAT	100		ns	
Start condition setup time	<sup>t</sup> SU:STA	0.6		μs	3
Stop condition setup time	tsu:sto	0.6		μs	
WRITE cycle time	<sup>t</sup> WRC		10	ms	4

#### NOTE:

- 1. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
- 2. This parameter is sampled.
- 3. For a reSTART condition, or following a WRITE cycle.
- 4. The SPD EEPROM WRITE cycle time (<sup>t</sup>WRC) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.

## Table 21: Serial Presence-Detect Matrix

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"

BYTE	DESCRIPTION	ENTRY (VERSION)	MT8VDDT1664A	MT8VDDT3264A	MT8VDDT6464A
0	Number of SPD Bytes Used by Micron	128	80	80	80
1	Total Number of Bytes in SPD Device	256	08	08	08
2	Fundamental Memory Type	SDRAM DDR	07	07	07
3	Number of Row Addresses on Assembly	12 or 13	0C	0D	0D
4	Number of Column Addresses on Assembly	10 or 11	0A	0A	0B
5	Number of Physical Ranks on DIMM	1	01	01	01
6	Module Data Width	64	40	40	40
7	Module Data Width (Continued)	0	00	00	00
8	Module Voltage Interface Levels	SSTL 2.5V	04	04	04
9	SDRAM Cycle Time, <sup>t</sup> CK, (CASLatency = 3)	5ns (-40B)	50	50	50
10	SDRAM Access From Clock, <sup>†</sup> AC, (CAS Latency = 3)	0.7 (-40B)	70	70	70
11	Module Configuration Type	Unbuffered	00	00	00
12	Refresh Rate/Type	15.6, 7.81μs/SELF	80	82	82
13	SDRAM Device Width (Primary SDRAM)	8	08	08	08
14	Error-checking SDRAM Data Width	None	00	00	00
15	Minimum Clock Delay, Back-to-Back Random Column Access	1 clock	01	01	01
16	Burst Lengths Supported	2, 4, 8	0E	0E	0E
17	Number of Banks on SDRAM Device	4	04	04	04
18	CAS Latencies Supported	3, 2.5, 2	1C	1C	1C
19	CS Latency	0	01	01	01
20	WE Latency	1	02	02	02
21	SDRAM Module Attributes	Unbuffered	20	20	20
22	SDRAM Device Attributes: General	Fast / Concurrent Auto Precharge	C0	C0	C0
23	SDRAM Cycle Time, <sup>t</sup> CK (CASLatency = 2.5)	6ns (for PC2700 compat.)	60	60	60
24	SDRAM Access From CK, <sup>t</sup> AC (CAS Latency = 2.5)	0.7ns (for PC2700 compat.)	70	70	70
25	SDRAM Cycle Time, <sup>t</sup> CK, (CASLatency = 2)	7.5ns (PC2100, PC1600)	75	75	75
26	SDRAM Access From CK, <sup>t</sup> AC, (CAS Latency = 2)	0.75ns (PC2100, PC1600)	75	75	75
27	Minimum Row Precharge Time, <sup>t</sup> RP	15ns (-40B)	3C	3C	3C
28	Minimum Row Active to Row Active,	10ns (-40B)	28	28	28
29	Minimum RAS# to CAS# Delay, <sup>t</sup> RCD	15ns (-40B)	3C	3C	3C
30	Minimum RAS# Pulse Width, <sup>t</sup> RAS	40ns (-40B)	28	28	28
31	Module Rank Density	128MB, 256MB or 512MB	20	40	80


## Table 21: Serial Presence-Detect Matrix

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"

BYTE	DESCRIPTION	ENTRY (VERSION)	MT8VDDT1664A	MT8VDDT3264A	MT8VDDT6464A
32	Address And Command Setup Time, tIS	0.6ns (-40B)	60	60	60
33	Address And Command Hold Time, <sup>t</sup> IH	0.6ns (-40B)	60	60	60
34	Data/data Mask Input Setup Time, <sup>t</sup> DS	0.4ns (-40B)	40	40	40
35	Data/Data Mask Input Hold Time, <sup>t</sup> DH	0.4ns (-40B)	40	40	40
36-40	Reserved		00	00	00
41	Minimum Active/ Auto Refresh Time, <sup>t</sup> RC	55ns (-40B)	37	37	37
42	Minimum Auto Refresh to Active/ Auto Refresh Command Period, <sup>†</sup> RFC	70ns (-40B)	46	46	46
43	Maximum Cycle Time, <sup>t</sup> CK (MAX)	12ns (-40B)	30	30	30
44	Maximum DQS-DQ Skew Time, <sup>t</sup> DQSQ	0.4ns (-40B)	28	28	28
45	Maximum Read Data Hold Skew	0.5ns (-40B)	50	50	50
	Factor, <sup>t</sup> QHS				
46	Reserved		00	00	00
47	DIMM Height	Standard/Low-Profile	01/11	01/11	01/11
48–61	Reserved		00	00	00
62	SPD Revision	Release 1.1	11	11	11
63	Checksum For Bytes 0-62	-40B	5D/6D	80/90	C1/D1
64	Manufacturer's JEDEC ID Code	MICRON	2C	2C	2C
65-71	Manufacturer's JEDEC ID Code (continued)	(Continued)	FF	FF	Ħ
72	Manufacturing Location	01–12	01–0C	01–0C	01–0C
73-90	Module Part Number (ASCII)		Variable Data	Variable Data	Variable Data
91	PCB Identification Code		Variable Data	Variable Data	Variable Data
92	Identification Code (continued)	0	00	00	00
93	Year of Manufacture in BCD		Variable Data	Variable Data	Variable Data
94	Week of Manufacture in BCD		Variable Data	Variable Data	Variable Data
95-98	Module Serial Number		Variable Data	Variable Data	Variable Data
99-127	Manufacturer-Specific Data (RSVD)		_	_	_



Figure 15: 184-Pin DIMM Dimensions - Standard PCB




NOTE:

All dimensions are in inches (millimeters);  $\frac{MAX}{MIN}$  or typical where noted



Figure 16: 184-Pin DIMM Dimensions - Low-Profile PCB



NOTE:

All dimensions in inches (millimeters);  $\frac{MAX}{MIN}$  or typical where noted.

#### **Data Sheet Designation**

Released: This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices.

Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992 Micron, the M logo, and the Micron logo are trademarks and/or service marks of Micron Technology, Inc.