

OPA2314-EP

SBOS597-SEPTEMBER 2012

3-MHz, LOW-POWER, LOW-NOISE, RRI/O, 1.8-V CMOS OPERATIONAL AMPLIFIER

Check for Samples: OPA2314-EP

FEATURES

- Low I_Q: 150 μA/ch (max)
- Wide Supply Range: 1.8 V to 5.5 V
- Low Noise: 14 nV/ \sqrt{Hz} at 1 kHz
- Gain Bandwidth: 3 MHz
- Low Input Bias Current: 0.2 pA
- Low Offset Voltage: 0.5 mV
- Unity-Gain Stable
- Internal RF/EMI Filter

APPLICATIONS

- Battery-Powered Instruments:
 - Consumer, Industrial, Medical
 - Notebooks, Portable Media Players
- Photodiode Amplifiers
- Active Filters
- Remote Sensing
- Wireless Metering
- Handheld Test Equipment

- SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS
- Controlled Baseline
- One Assembly or Test Site
- One Fabrication Site
- Available in Extended (-40°C to 150°C) Temperature Range ⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability

(1) Additional temperature ranges available - contact factory

DESCRIPTION

The OPA2314 is a dual channel operational amplifier and represents a new generation of low-power, generalpurpose CMOS amplifiers. Rail-to-rail input and output swings, low quiescent current (150 μ A typ at 5.0 V_S) combined with a wide bandwidth of 3 MHz, and very low noise (14 nV/ \sqrt{Hz} at 1 kHz) make this family very attractive for a variety of battery-powered applications that require a good balance between cost and performance. The low input bias current supports applications with mega-ohm source impedances.

The robust design of the OPA2314 provides ease-of-use to the circuit designer: unity-gain stability with capacitive loads of up to 300 pF, an integrated RF/EMI rejection filter, no phase reversal in overdrive conditions, and high ESD protection (4-kV HBM).

This device is optimized for low-voltage operation as low as +1.8 V (\pm 0.9 V) and up to +5.5 V (\pm 2.75 V), and is specified over the full extended temperature range of -40°C to +150°C.

The OPA2314 (dual) is offered in a DFN-8 package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OPA2314-EP



SBOS597-SEPTEMBER 2012

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
-40°C to 150°C	DFN-8 – DRB	OPA2314ASDRBTEP	OUVS	V62/12626-01XE

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range, unless otherwise noted.

			UNIT
Supply voltage		7	V
	Voltage ⁽²⁾	(V–) – 0.5 to (V+) + 0.5	V
	Current ⁽²⁾	±10	mA
Output short-circuit ⁽³⁾		Continuous	mA
Operating temperature, T _A		-40 to +150	°C
Storage temperature, T _{stg}		-65 to +150	°C
Junction temperature, T_J		+170	°C
	Human body model (HBM)	4000	V
ESD rating	Charged device model (CDM)	1000	V
	Machine model (MM)	200	V

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current limited to 10 mA or less.

(3) Short-circuit to ground, one amplifier per package.



www.ti.com

ELECTRICAL CHARACTERISTICS: $V_s = +1.8 V$ to +5.5 V⁽¹⁾

Boldface limits apply over the specified temperature range: $T_A = -40^{\circ}C$ to +150°C. At $T_A = +25^{\circ}C$, $R_L = 10 \text{ k}\Omega$ connected to $V_S/2$, $V_{CM} = V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET V	OLTAGE					
Vos	Input offset voltage	$V_{CM} = (V_{S}+) - 1.3 V$		0.5	2.5	mV
	Over temperature	$T_{A} = -40^{\circ}C \text{ to } +150^{\circ}C$			3.5	mV
dV _{os} /dT	vs Temperature			1		µV/°C
PSRR	vs Power supply	$V_{CM} = (V_{S}+) - 1.3 V$	78	92		dB
	$V_{S} = 5.5 V$, $(V_{S}-) - 0.2 V < V_{CM} < (V_{S}+) - 1.3 V$	$T_{A} = -40^{\circ}C \text{ to } +150^{\circ}C$	72			dB
	Channel separation, dc	At dc		10		μV/V
INPUT VO	LTAGE RANGE					
V _{CM}	Common-mode voltage range		(V–) – 0.2		(V+) + 0.2	V
			68	86		dB
CMRR	Common-mode rejection ratio	$ \begin{array}{l} V_S = 5.5 \ V, (V_{S^-}) - 0.2 \ V < V_{CM} < (V_S +) - 1.3 \ V, \\ T_A = -40^\circ C \ to \ +150^\circ C \end{array} $	71	90		dB
		$ \begin{array}{l} V_S = 5.5 \; V, V_{CM} = -0.2 \; V \; to \; 5.7 \; V^{(2)}, \\ T_A = -40^\circ C \; to \; +150^\circ C \end{array} $	60			
INPUT BIA	AS CURRENT					
I _B	Input bias current			±0.2	±10	pА
	Over temperature	$T_{A} = -40^{\circ}C \text{ to } +150^{\circ}C$			±2	nA
I _{OS}	Input offset current			±0.2	±10	pА
	Over temperature	$T_{A} = -40^{\circ}C \text{ to } +150^{\circ}C$			±2	nA
NOISE			1			
	Input voltage noise (peak-to- peak)	f = 0.1 Hz to 10 Hz		5		μV_{PP}
•	Input voltago poico dopoity	f = 10 kHz		13		nV/√Hz
en	input voltage hoise density	f = 1 kHz		14		nV/√Hz
i _n	Input current noise density	f = 1 kHz		5		fA/√Hz
INPUT CA	PACITANCE					
Cur	Differential	V _S = 5.0 V		1		pF
CIN	Common-mode	V _S = 5.0 V		5		pF
OPEN-LO	OP GAIN		1			
		V_{S} = 1.8 V, 0.2 V < V_{O} < (V+) $-$ 0.2 V, R_{L} = 10 $k\Omega$	90	115		dB
INPUT CAPACITANCE C _{IN} Differential Common-mode OPEN-LOOP GAIN A _{OL} Open-Loop Volta	Open-Loop Voltage Gain	V_{S} = 5.5 V, 0.2 V < V_{O} < (V+) $-$ 0.2 V, R_{L} = 10 $k\Omega$	100	128		dB
	Open-Loop Voltage Calif	V_{S} = 1.8 V, 0.5 V < V_{O} < (V+) $-$ 0.5 V, R_{L} = 2 k Ω	90	100		dB
		V_{S} = 5.5 V, 0.5 V < V_{O} < (V+) $-$ 0.5 V, R_{L} = 2 k Ω	94	110		dB
	Over temperature	V_{S} = 5.5 V, 0.2 V < V_{O} < (V+) – 0.2 V, R_{L} = 10 k Ω	90	110		dB
		V_{S} = 5.5 V, 0.5 V < V_{O} < (V+) – 0.2 V, R_{L} = 2 k Ω		100		dB
	Phase margin	$V_{S}=5.0~V,~G=+1,~R_{L}=10~k\Omega$		65		deg

Parameters with MIN and/or MAX specification limits are 100% production tested, unless otherwise noted. (1)

(2) Limits are based on characterization and statistical analysis; not production tested.

EXAS STRUMENTS

www.ti.com

SBOS597-SEPTEMBER 2012

ELECTRICAL CHARACTERISTICS: $V_s = +1.8 V$ to +5.5 V⁽¹⁾ (continued)

Boldface limits apply over the specified temperature range: $T_A = -40^{\circ}C$ to +150°C. At $T_A = +25$ °C, $R_L = 10 \text{ k}\Omega$ connected to $V_S/2$, $V_{CM} = V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
FREQUE	NCY RESPONSE					
	Coin handwidth product	$V_{S} = 1.8 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega, \text{ C}_{L} = 10 \text{ pF}$		2.7		MHz
GBW	Gain-bandwidth product	$V_{S} = 5.0 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega, \text{ C}_{L} = 10 \text{ pF}$		3		MHz
SR	Slew rate ⁽³⁾	V _S = 5.0 V, G = +1		1.5		V/µs
		To 0.1%, V _S = 5.0 V, 2-V step , G = +1		2.3		μs
ι _S	Setting time	To 0.01%, $V_S = 5.0V$, 2-V step , G = +1		3.1		μs
	Overload recovery time	$V_{S} = 5.0 \text{ V}, V_{IN} \times \text{Gain} > V_{S}$		5.2		μs
THD+N	Total harmonic distortion + noise ⁽⁴⁾	$V_{S}=5.0~V,~V_{O}=1~V_{RMS},~G=+1,~f=1~kHz,~R_{L}=10~k\Omega$		0.001		%
OUTPUT						
		V_{S} = 1.8 V, R_{L} = 10 k Ω		5	15	mV
.,	Voltage output swing from supply rails	$V_{S} = 5.5 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega$		5	20	mV
Vo		$V_{S} = 1.8 \text{ V}, \text{ R}_{L} = 2 \text{ k}\Omega$		15	30	mV
		$V_{S} = 5.5 \text{ V}, \text{ R}_{L} = 2 \text{ k}\Omega$		22	40	mV
	Q	$V_{S} = 5.5 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega$			30	mV
	Over temperature	$V_{S} = 5.5 \text{ V}, \text{ R}_{L} = 2 \text{ k}\Omega$		60		mV
I _{SC}	Short-circuit current	V _S = 5.0 V		±20		mA
Ro	Open-loop output impedance	V _S = 5.5 V, f = 100 Hz		570		Ω
POWER S	SUPPLY					
Vs	Specified voltage range		1.8		5.5	V
	Ouisseent surrent ner emplifier	$V_{S} = 1.8 \text{ V}, I_{O} = 0 \text{ mA}$		130	180	μA
IQ	Quescent current per ampliner	$V_{S} = 5.0 \text{ V}, I_{O} = 0 \text{ mA}$		150	190	μA
	Over temperature	$V_{S} = 5.0 \text{ V}, I_{O} = 0 \text{ mA}$			220	μA
	Power-on time	V_{S} = 0 V to 5 V, to 90% I_{Q} level		44		μs
TEMPER	ATURE					
	Specified range		-40		+150	°C
	Operating range		-40		+150	°C
	Storage range		-65		+150	°C

(3) Signifies the slower value of the positive or negative slew rate.

Third-order filter; bandwidth = 80 kHz at -3 dB. (4)

THERMAL INFORMATION

		OPA2314ASDRBTEP	
	THERMAL METRIC ⁽¹⁾	DRB (DFN)	UNITS
		8 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	53.8	
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	69.2	
θ_{JB}	Junction-to-board thermal resistance	20.1	°C 11/
Ψ _{JT}	Junction-to-top characterization parameter	3.8	0/00
Ψ _{ЈВ}	Junction-to-board characterization parameter	20.0	
θ _{JC(bottom)}	Junction-to-case(bottom) thermal resistance	11.6	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



SBOS597-SEPTEMBER 2012

PIN CONFIGURATIONS



(1) Pitch: 0,65mm.

(2) Connect thermal pad to V-. Pad size: 1,8mm × 1,5mm.



(1) See datasheet for absolute maximum and minimum recommended operating conditions.

(2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).

(3) Enhanced plastic product disclaimer applies.

Figure 1. OPA2314-EP Operating Life Derating Chart

OPA2314-EP

SBOS597-SEPTEMBER 2012

www.ti.com

NSTRUMENTS

Texas



6



OPA2314-EP

SBOS597-SEPTEMBER 2012



EXAS NSTRUMENTS

SBOS597-SEPTEMBER 2012



8





EXAS ISTRUMENTS

SBOS597-SEPTEMBER 2012





OPA2314-EP

SBOS597-SEPTEMBER 2012

www.ti.com

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^{\circ}C$, $R_L = 10 \text{ k}\Omega$ connected to $V_S/2$, $V_{CM} = V_S/2$, and $V_{OUT} = V_S/2$, unless otherwise noted.





www.ti.com

APPLICATION INFORMATION

The OPA2314 is a low-power, rail-to-rail input/output operational amplifier specifically designed for portable applications. This device operates from 1.8 V to 5.5 V, is unity-gain stable, and suitable for a wide range of general-purpose applications. The class AB output stage is capable of driving ≤ 10 -k Ω loads connected to any point between V+ and ground. The input common-mode voltage range includes both rails, and allows the OPA2314 to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes them ideal for driving sampling analog-to-digital converters (ADCs).

The OPA2314 features 3-MHz bandwidth and 1.5-V/ μ s slew rate with only 150- μ A supply current per channel, providing good ac performance at very low power consumption. DC applications are also well served with a very low input noise voltage of 14 nV/ \sqrt{Hz} at 1 kHz, low input bias current (0.2 pA), and an input offset voltage of 0.5 mV (typical).

Operating Voltage

The OPA2314 is fully specified and ensured for operation from +1.8 V to +5.5 V. In addition, many specifications apply from –40°C to +150°C. Parameters that vary significantly with operating voltages or temperature are shown in the Typical Characteristics graphs. Power-supply pins should be bypassed with 0.01-µF ceramic capacitors.

Rail-to-Rail Input

The input common-mode voltage range of the OPA2314 extends 200 mV beyond the supply rails. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair, as shown in Figure 34. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1.3 V to 200 mV above the positive supply, while the P-channel pair is on for inputs from 200 mV below the negative supply to approximately (V+) - 1.3 V. There is a small transition region, typically (V+) - 1.4 V to (V+) - 1.2 V, in which both pairs are on. This 200-mV transition region can vary up to 300 mV with process variation. Thus, the transition region (both stages on) can range from (V+) - 1.7 V to (V+) - 1.5 V on the low end, up to (V+) - 1.1 V to (V+) - 0.9 V on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and THD may be degraded compared to device operation outside this region.







Input and ESD Protection

The OPA2314 incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current steering diodes connected between the input and power-supply pins. These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in the Absolute Maximum Ratings. Figure 35 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value should be kept to a minimum in noise-sensitive applications.



Figure 35. Input Current Protection

Common-Mode Rejection Ratio (CMRR)

CMRR for the OPA2314 is specified in several ways so the best match for a given application may be used; see the Electrical Characteristics. First, the CMRR of the device in the common-mode range below the transition region [VCM < (V+) – 1.3 V] is given. This specification is the best indicator of the capability of the device when the application requires use of one of the differential input pairs. Second, the CMRR over the entire common-mode range is specified at (VCM = -0.2 V to 5.7 V). This last value includes the variations seen through the transition region (see Figure 8).

EMI Susceptibility and Input Filtering

Operational amplifiers vary with regard to the susceptibility of the device to electromagnetic interference (EMI). If conducted EMI enters the op amp, the dc offset observed at the amplifier output may shift from its nominal value while EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. While all op amp pin functions can be affected by EMI, the signal input pins are likely to be the most susceptible. The OPA2314 operational amplifier incorporates an internal input low-pass filter that reduces the amplifiers response to EMI. Both common-mode and differential mode filtering are provided by this filter. The filter is designed for a cutoff frequency of approximately 80 MHz (–3 dB), with a roll-off of 20 dB per decade.

Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. The EMI rejection ratio (EMIRR) metric allows op amps to be directly compared by the EMI immunity. Figure 33 shows the results of this testing on the OPAx314. Detailed information can also be found in the application report, *EMI Rejection Ratio of Operational Amplifiers* (SBOA128), available for download from the TI website.

Rail-to-Rail Output

Designed as a micro-power, low-noise operational amplifier, the OPA2314 delivers a robust output drive capability. A class AB output stage with common-source transistors is used to achieve full rail-to-rail output swing capability. For resistive loads up to 10 k Ω , the output swings typically to within 5 mV of either supply rail regardless of the power-supply voltage applied. Different load conditions change the ability of the amplifier to swing close to the rails, as can be seen in the typical characteristic graph, *Output Voltage Swing vs Output Current*.



Capacitive Load and Stability

The OPA2314 is designed to be used in applications where driving a capacitive load is required. As with all op amps, there may be specific instances where the OPA2314 can become unstable. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether or not an amplifier is stable in operation. An op amp in the unity-gain (+1-V/V) buffer configuration that drives a capacitive load exhibits a greater tendency to be unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the op amp output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases as the capacitive load up to approximately 1 nF. The equivalent series resistance (ESR) of some very large capacitors (C_L greater than 1 μ F) is sufficient to alter the phase characteristics in the feedback loop such that the amplifier remains stable. Increasing the amplifier closed-loop gain allows the amplifier to drive increasingly larger capacitance. This increased capability is evident when observing the overshoot response of the amplifier at higher voltage gains. See the typical characteristic graph, *Small-Signal Overshoot vs. Capacitive Load*.

One technique for increasing the capacitive load drive capability of the amplifier operating in a unity-gain configuration is to insert a small resistor, typically 10 Ω to 20 Ω , in series with the output, as shown in Figure 36. This resistor significantly reduces the overshoot and ringing associated with large capacitive loads. One possible problem with this technique, however, is that a voltage divider is created with the added series resistor and any resistor connected in parallel with the capacitive load. The voltage divider introduces a gain error at the output that reduces the output swing.



Figure 36. Improving Capacitive Load Drive

DFN Package

The OPA2314 (dual version) uses the DFN style package (also known as SON); this package is a QFN with contacts on only two sides of the package bottom. This leadless package maximizes printed circuit board (PCB) space and offers enhanced thermal and electrical characteristics through an exposed pad. One of the primary advantages of the DFN package is its low, 0.9-mm height. DFN packages are physically small, have a smaller routing area, improved thermal performance, reduced electrical parasitics, and use a pinout scheme that is consistent with other commonly-used packages, such as SO and MSOP. Additionally, the absence of external leads eliminates bent-lead issues.

The DFN package can easily be mounted using standard PCB assembly techniques. See Application Note, *QFN/SON PCB Attachment* (SLUA271) and Application Report, *Quad Flatpack No-Lead Logic Packages* (SCBA017), both available for download from the TI website at www.ti.com.

NOTE: The exposed leadframe die pad on the bottom of the DFN package should be connected to the most negative potential (V-).



www.ti.com

APPLICATION EXAMPLES

General Configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to establish this limited bandwidth is to place an RC filter at the noninverting terminal of the amplifier, as Figure 37 illustrates.



 $\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right) \left(\frac{1}{1 + sR_1C_1}\right)$

Figure 37. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task, as Figure 38 shows. For best results, the amplifier should have a bandwidth that is eight to 10 times the filter frequency bandwidth. Failure to follow this guideline can result in phase shift of the amplifier.



Figure 38. Two-Pole Low-Pass Sallen-Key Filter



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2314ASDRBTEP	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	OUVS	Samples
V62/12626-01XE	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	OUVS	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF OPA2314-EP :

Catalog: OPA2314

• Automotive: OPA2314-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects



TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2314ASDRBTEP	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



PACKAGE MATERIALS INFORMATION

25-Feb-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2314ASDRBTEP	SON	DRB	8	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW

VSON - 1 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L



DRB0008B



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

This drawing is subject to change without notice.
The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



DRB0008B

EXAMPLE BOARD LAYOUT

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



DRB0008B

EXAMPLE STENCIL DESIGN

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated