

# 4.5-V to 18-V Input, High Current, Synchronous Step Down Three DC-DC Converter with Integrated FET and 2 Power Switches

Check for Samples: TPS65288

#### **FEATURES**

- Wide Input Supply Voltage Range:
   4.5 V 18 V
- 0.8-V, 1% Accuracy Reference
- Continuous Loading:
   3 A (Buck1), 2 A (Buck2 and 3)
- Maximum Current:
  3.5 A (Buck 1), 2.5 A (Buck2 and 3)
- 300-kHz 2.2-MHz Switching Frequency Set By External Resistor
- External Enable Pins With Built-In Current Source for Easy Sequencing
- External Soft Start Pins
- Adjustable Cycle-by-Cycle Current Limit Set by External Resistor
- Current-Mode Control With Simple Compensation Circuit

- Pulse Skipping Mode to Achieve High Light Load Efficiency, Allowing for an Output Ripple Better than 2%
- Forced PWM Mode
- Support Pre-Biased Outputs
- Power Good Supervisor and Reset Generator
- 2 USB Power Switches current limiting at typical 1.2A (0.8/1.0/1.4/1.6/1.8/2.0/2.2A Available with Manufacture Trim Options)
- Small, Thermally Efficient 40-Pin 6-mm x 6-mm RHA (QFN) package
- -40°C to 125°C Junction Temperature Range

#### DESCRIPTION/ORDERING INFORMATION

TPS65288 is a power management IC with three step-down buck converters. Both high-side and low-side MOSFETs are integrated to provide fully synchronous conversion with higher efficiency. The converters are designed to simplify its application while giving the designer the option to optimize their usage according to the target application.

The converters can operate in 5-, 9-, 12- or 15-V systems. The output voltage can be set externally using a resistor divider to any value between 0.8 V and the input supply minus the resistive drops on the converter path. Each converter features enable pin that allows a delayed start-up for sequencing purposes, soft start pin that allows adjustable soft-start time by choosing the soft-start capacitor, and a current limit (RLIM) pin that enables designer to adjust current limit by selecting an external resistor and optimize the choice of inductor. All converters operate in 'hiccup mode': Once an over-current lasting more than 10 ms is sensed in any of the converters, they will shut down for 10 ms and then the start-up sequencing will be tried again. If the overload has been removed, the converter will ramp up and operate normally. If this is not the case the converter will see another over-current event and shuts down again repeating the cycle (hiccup) until the failure is cleared. If an overload condition lasts for less than 10 ms, only the relevant converter affected will shut-down and re-start and no global hiccup mode will occur.

The switching frequency of the converters is set by an external resistor connected to ROSC pin. The switching regulators are designed to operate from 300 kHz to 2.2 MHz. The converters operate with 180° phase between then to minimize the input filter requirements. All converters have peak current mode control which simplifies external frequency compensation.

The device has a built-in slope compensation ramp. The slope compensation can prevent sub harmonic oscillations in peak current mode control. A traditional type II compensation network can stabilize the system and achieve fast transient response. Moreover, an optional capacitor in parallel with the upper resistor of the feedback divider provides one more zero and makes the crossover frequency over 100 kHz.

All converters feature an automatic low power pulse skipping mode (PSM) which improves efficiency during light loads and standby operation, while guaranteeing a very low output ripple, allowing for a value of less than 2% at low output voltages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVSBX3 – MAY 2013 www.ti.com

The device incorporates an overvoltage transient protection circuit to minimize voltage overshoot. The OVP feature minimizes the output overshoot by implementing a circuit to compare the FB pin voltage to OVP threshold which is 106% of the internal voltage reference. If the FB pin voltage is greater than the OVTP threshold, the high side MOSFET is disabled preventing current from flowing to the output and minimizing output overshoot. When the FB voltage drops lower than the OVP lower threshold which is 104%, the high side MOSFET is allowed to turn on the next clock cycle.

TPS65288 features a supervisor circuit which monitors each buck's output and the PGOOD pin is asserted once sequencing is done. The PGOOD pin is an open drain output. The PGOOD pin is pulled low when any buck converter is pulled below 85% of the nominal output voltage. The PGOOD is pulled up when all converter outputs are more than 90% of its nominal output voltage. The default reset time is 100 ms. The polarity of the PGOOD is active high.

The 2 USB switches provide up to 1.2A of current as required by downstream USB devices. When the output load exceeds the current-limit threshold or a short is present, the PMU limits the output current to a safe level by switching into a constant-current mode and pulling the over current logic output low. When continuous heavy overloads or short circuits increase the power dissipation in the switch, causing the junction temperature to rise, a thermal warning protection circuit shuts off the USB switch and allows the buck converters to carry on operating.

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 160°C. The thermal shutdown forces the device to stop operating when the junction temperature exceeds thermal trip threshold. Once the die temperature decreases below 140°C, the device reinitiates the power up sequence. The thermal shutdown hysteresis is 20°C.

#### ORDERING INFORMATION(1)

T <sub>A</sub>	PACKAG	E <sup>(2)</sup>	PART NUMBER	TOP-SIDE MARKING	
-40°C to 125°C	40-Pin (QFN) - RHA	Reel of 2500	TPS65288RHAR	TPS65288	

<sup>(1)</sup> For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.


<sup>(2)</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **FUNCTIONAL BLOCK DIAGRAM**






# TYPICAL APPLICATION



# **PIN OUT**





SLVSBX3 - MAY 2013 www.ti.com

# **TERMINAL FUNCTIONS**

NAME	NO.	1/0	NAL FUNCTIONS  DESCRIPTION
			Current limit setting for Buck3. Fit a resistor from this pin to ground to set
RLIM3	1	l	the peak current limit on the output inductor.
SS3	2	I	Soft start pin for Buck3. Fit a small ceramic capacitor to this pin to set the converter soft start time.
COMP3	3	0	Compensation for Buck3. Fit a series RC circuit to this pin to complete the compensation circuit of this converter.
FB3	4	I	Feedback pin for Buck3. Connect a divider set to 0.8 V from the output of the converter to ground.
USB2_EN	5	I	Enable input, high turns on the switch
ROSC	6	I	Oscillator set. This resistor sets the frequency of internal autonomous clock.
FB1	7	I	Feedback pin for Buck1. Connect a divider set to 0.8 V from the output of the converter to ground.
COMP1	8	0	Compensation pin for Buck1. Fit a series RC circuit to this pin to complete the compensation circuit of this converter.
SS1	9	I	Soft-start pin for Buck1. Fit a small ceramic capacitor to this pin to set the converter soft-start time.
RLIM1	10	I	Current limit setting pin for Buck1. Fit a resistor from this pin to ground to set the peak current limit on the output inductor.
EN1	11	I	Enable pin for Buck1. A high signal on this pin enables the regulator Buck. For a delayed start-up add a small ceramic capacitor from this pin to ground.
BST1	12		Bootstrap capacitor for Buck1. Fit a 47-nF ceramic capacitor from this pin to the switching node.
VIN1	13	I	Input supply for Buck1. Fit a 10-μF ceramic capacitor close to this pin.
LX1	14, 15	0	Switching node for Buck1
LX2	16, 17	0	Switching node for Buck2
VIN2	18	I	Input supply for Buck2. Fit a 10-µF ceramic capacitor close to this pin.
BST2	19		Bootstrap capacitor for Buck2. Fit a 47-nF ceramic capacitor from this pin to the switching node.
EN2	20	I	Enable pin for Buck2. A high signal on this pin enables the regulator. For a delayed start-up add a small ceramic capacitor from this pin to ground.
RLIM2	21	I	Current limit setting pin for Buck2. Fit a resistor from this pin to ground to set the peak current limit on the output inductor.
SS2	22	I	Soft-start pin for Buck2. Fit a small ceramic capacitor to this pin to set the converter soft-start time.
COMP2	23	0	Compensation pin for Buck2. Fit a series RC circuit to this pin to complete the compensation circuit of this converter.
FB2	24	I	Feedback input for Buck2. Connect a divider set to 0.8 V from the output of the converter to ground.
F_PWM	25	I	Forces PWM operation in all converters when set high. If low converters will operate in automatic PFM/PWM mode.
USB2_nFAULT	26	0	USB2 fault flag output, open drain, active low. Asserted when over current or over temperature condition is detected in the switch.
PGOOD	27	0	Power good. Open drain output asserted low after all converters and sequenced and within regulation. Polarity is factory selectable (active high default).
V7V	28	0	Internal supply. Connect a 4.7-μF to 10-μF ceramic capacitor from this pin to ground.
V3V	29	0	Internal supply. Connect a 3.3-µF to 10-µF ceramic capacitor from this pin to ground.
USB2_VO	30	0	USB switch output
USB2_VIN	31	I	USB switch input supply
USB1_VIN	32	I	USB switch Input supply
USB1_VO	33	0	USB switch output



#### **TERMINAL FUNCTIONS (continued)**

NAME	NO.	I/O	DESCRIPTION
USB1_EN	34	I	Enable input, high turns on the switch
USB1_nFAULT	35	0	USB1 fault flag output, open drain, active low. Asserted when overcurrent or overtemperature condition is detected in the switch.
LX3	36, 37	0	Switching node for Buck3
VIN3	38	I	Input supply for Buck3. Fit a 10-µF ceramic capacitor close to this pin.
BST3	39		Bootstrap capacitor for Buck3. Fit a 47-nF ceramic capacitor from this pin to the switching node.
EN3	40	I	Enable pin for Buck3. A high signal on this pin enables the converter. For a delayed start-up add a small ceramic capacitor from this pin to ground.
PowerPAD			PowerPAD. Connect to system ground for electrical and thermal connection.

#### **ABSOLUTE MAXIMUM RATINGS (1)**

over operating free-air temperature range (unless otherwise noted, all voltages are with respect to GND)

	,	
Voltage range at VIN1,VIN2, VIN3, LX1, LX2, LX3	-0.3 to 20	V
Voltage range at LX1, LX2, LX3 (maximum withstand voltage transient < 10 ns)	-3 to 20	V
Voltage at BST1, BST2, BST3 referenced to LX pin	-0.3 to 7	V
Voltage at V7V, COMP1, COMP2, COMP3, USB1_VIN, USB1_VO, USB2_VIN, USB2_VO, USB1_EN, USB2_EN, USB1_nFAULT, USB2_nFAULT, PGOOD	-0.3 to 7	V
Voltage at V3V, RLIM1, RLIM2, RLIM3, SS1, SS2, SS3, FB1, FB2, FB3, ROSC, EN1, EN2, EN3, F_PWM	-0.3 to 3.6	V
Operating junction temperature range	-40 to 125	°C
Storage temperature range	-55 to 150	°C
	Voltage range at LX1, LX2, LX3 (maximum withstand voltage transient < 10 ns)  Voltage at BST1, BST2, BST3 referenced to LX pin  Voltage at V7V, COMP1, COMP2, COMP3, USB1_VIN, USB1_VO, USB2_VIN, USB2_VO, USB1_EN, USB2_EN, USB1_nFAULT, USB2_nFAULT, PGOOD  Voltage at V3V, RLIM1, RLIM2, RLIM3, SS1, SS2, SS3, FB1, FB2, FB3, ROSC, EN1, EN2, EN3, F_PWM  Operating junction temperature range	Voltage range at LX1, LX2, LX3 (maximum withstand voltage transient < 10 ns)  Voltage at BST1, BST2, BST3 referenced to LX pin  Voltage at V7V, COMP1, COMP2, COMP3, USB1_VIN, USB1_VO, USB2_VIN, USB2_VO, USB1_EN, USB2_EN, USB1_nFAULT, USB2_nFAULT, PGOOD  Voltage at V3V, RLIM1, RLIM2, RLIM3, SS1, SS2, SS3, FB1, FB2, FB3, ROSC, EN1, EN2, EN3, F_PWM  Operating junction temperature range  -40 to 125

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
VIN	Input operating voltage	4.5	18	V
T <sub>A</sub>	Junction temperature	-40	85	°C

# ELECTROSTATIC DISCHARGE (ESD) PROTECTION(1)

	MIN	MAX	UNIT
Human body model (HBM)	2000		V
Charge device model (CDM)	500		V

<sup>(1)</sup> USB1\_Vo, USB2\_Vo pins' human body model (HBM) ESD protection rating 4KV, and machine model (MM) rating 200V.

#### PACKAGE DISSIPATION RATINGS(1)

PACKAGE	θ <sub>JA</sub> (°C/W)	T <sub>A</sub> = 25°C POWER RATING (W)	T <sub>A</sub> = 55°C POWER RATING (W)	T <sub>A</sub> = 85°C POWER RATING (W)	
RHA	30	3.33	2.3	1.3	

- (1) Based on JEDEC 51.5 HIGH K environment measured on a 76.2 x 114 x 0.6-mm board with the following layer arrangement:
  - (a) Top layer: 2 Oz Cu, 6.7% coverage
  - (b) Layer 2: 1 Oz Cu, 90% coverage
  - (c) Layer 3: 1 Oz Cu, 90% coverage
  - (d) Bottom layer: 2 Oz Cu, 20% coverage

SLVSBX3 - MAY 2013 www.ti.com

# **ELECTRICAL CHARACTERISTICS**

 $T_J = -40$  °C to 125 °C,  $V_{IN} = 12$  V,  $f_{SW} = 500$  kHz (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPPLY	Y UVLO AND INTERNAL SUPPLY VOLTA	AGE				
V <sub>IN</sub>	Input voltage range		4.5		18	V
IDD <sub>SDN</sub>	Shutdown	EN pin = low for all converters		180		μΑ
Quiescent (push-button pull-up current not included)		Converters enabled, no load Buck1 = 1.2 V Buck2 = 1.8 V Buck3 = 3.3 V T <sub>A</sub> = 25°C, F_PWM = Low		700		μΑ
	Quiescent, forced PWM	Converters enabled, no load F_PWM = High		24		mA
		Rising V <sub>IN</sub>		4.22		
UVLO	V <sub>IN</sub> under voltage lockout	Falling V <sub>IN</sub> 4				V
UVLO <sub>DEGLITCH</sub>		Both edges		110		μs
V3p3	Internal biasing supply			3.3		V
V7V	Internal biasing supply			6.25		V
	5 ,,,,	Rising V7V		3.8		
$V7V_{UVLO}$	UVLO for internal V7V rail	Falling V7V		3.6		V
V7V <sub>UVLO_DEGLIT</sub>	TCH	Falling edge		120		μs
	RTERS (ENABLE CIRCUIT, CURRENT LI		NG FREQUENC	CY)		
V <sub>IH_ENx</sub>	Enable threshold high	V3p3 = 3.2 V - 3.4 V, V <sub>ENx</sub> rising	0.66 x V3p3	<u> </u>		V
V <sub>IL_ENx</sub>	Enable threshold low	V3p3 = 3.2 V - 3.4 V, V <sub>ENx</sub> falling			0.33 x V3p3	V
V <sub>IH_F_PWM</sub>	Enable threshold high	V3p3 = 3.2 V - 3.4 V, V <sub>ENx</sub> rising	0.66 x V3p3			V
V <sub>IL_F_PWM</sub>	Enable treshold low	V3p3 = 3.2 V - 3.4 V, V <sub>ENx</sub> falling			0.33 x V3p3	V
ICH <sub>EN</sub>	Pull up current enable pin			4		μΑ
t <sub>D</sub>	Discharge time enable pins	Power-up		10		ms
I <sub>SS</sub>	Soft-start pin current source			5		μΑ
F <sub>SW_BK</sub>	Converter switching frequency range	Set externally with resistor	0.3		2.2	MHz
f <sub>SW_TOL</sub>	Internal oscillator accuracy	f <sub>SW</sub> = 800 kHz	-10		10	%
FEEDBACK, R	EGULATION, OUTPUT STAGE					
	For the other way	V <sub>IN</sub> = 12 V , T <sub>A</sub> = 25°C	-1%	0.8	1%	
$V_{FB}$	Feedback voltage	V <sub>IN</sub> = 4.5 V to 18 V	-2%	0.8	2%	V
t <sub>ON_MIN</sub>	Minimum on time (current sense blanking)				135	ns
I <sub>LIMIT1</sub>	Peak inductor current limit range		0.75		4	Α
I <sub>LIMIT2</sub>	Peak inductor current limit range		0.75		3	Α
I <sub>LIMIT3</sub>	Peak inductor current limit range		0.75		3	Α
MOSFET (BUC	K 1)		_L			
H.S. Switch	On resistance of high side FET on CH1	25°C, BOOT = 6.5 V		95		mΩ
L.S. Switch	On resistance of low side FET on CH1	25°C, VIN = 12 V		50		mΩ

# **ELECTRICAL CHARACTERISTICS (continued)**

 $T_J = -40$ °C to 125°C,  $V_{IN} = 12$  V,  $f_{SW} = 500$  kHz (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT	
MOSFET (BUCK	( 2)	1	-		
H.S. Switch	On resistance of high side FET on CH2	25°C, BOOT = 6.5 V	120	mΩ	
L.S. Switch	On resistance of low side FET on CH2	25°C, VIN = 12 V	80	mΩ	
MOSFET (BUCK	( 3)				
H.S. Switch	On resistance of high side FET on CH3	25°C, BOOT = 6.5 V	120	mΩ	
L.S. Switch	On resistance of low side FET on CH3	25°C, VIN = 12 V	80	mΩ	
ERROR AMPLIF	FIER				
9м	Error amplifier transconductance	-2 μA < ICOMP < 2 μA	130	μS	
gm <sub>PS1</sub>	COMP to ILX gm of Buck1 (1)	I <sub>LX</sub> = 0.5 A	10	A/V	
gm <sub>PS2</sub>	COMP to ILX gm of Buck2 and 3 <sup>(1)</sup>	$I_{LX} = 0.5 A$	8	A/V	
	RESET GENERATOR	-			
		Output falling	85		
VUV <sub>BUCKX</sub>	Threshold voltage for buck under voltage	Output rising (PG will be asserted)	90	%	
t <sub>UV_deglitch</sub>	Deglitch time (both edges)		11	ms	
ton HICCUP	Hiccup mode ON time	VUV <sub>BUCKX</sub> asserted	14	ms	
t <sub>OFF_HICCUP</sub>	Hiccup mode OFF time	All converters disabled. Once tops_HICCUP elapses, all converters will go through sequencing again.	20	ms	
VOV <sub>BUCKX</sub>	Threshold voltage for buck over voltage			%	
	3.	be allowed to switch )	104		
t <sub>RP</sub>	minimum reset period	Measured after the later of Buck1 or Buck3 power-up successfully	100	ms	
USB SWITCHES	5				
VIN <sub>USB</sub>	USB input voltage range		2.5 6	V	
V <sub>IH_USB_EN</sub>	USB_EN high level input voltage	V3p3 = 3.2-3.4 V, V <sub>USB_EN</sub> rising	0.66x V3p3	V	
V <sub>IL_USB_EN</sub>	USB_EN low level input voltage	V3p3 = 3.2-3.4 V, V <sub>USB_EN</sub> falling	0.33x V3p3	V	
R <sub>DS_USB</sub>	Static drain-source on-state resistance	USB_VIN = 5 V and Io_USB = 0.5 A, T <sub>J</sub> = 2 5°C	135	mΩ	
I <sub>CS_USB</sub>	USB current limit	Increasing USB_Vo current di/dt<1 A/s	1.2	Α	
V <sub>USBx_nFAULT</sub>	USBx_nFAULT output voltage low	I <sub>USB_nFAULT</sub> = 1 mA	150	mV	
T <sub>USB_TRIP</sub>	USB thermal trip point	Rising temperature	130	°C	
T <sub>USB_HYST</sub>	USB thermal trip hysteresis	Hysteresis	20	°C	
T <sub>D_on</sub>	Turn-on delay time	USB_IN = 5 V, $C_L$ = 10 $\mu$ F, $R_L$ = 100 $\Omega$	1.1	ms	
T <sub>D_off</sub>	Turn-off delay time		1.6	ms	
T <sub>IOS</sub>	Response time to short circuit	USB_IN = 5 V	2	μs	
T <sub>DEGLITCH(OCP)</sub>	Switch over current fault deglitch	Fault assertion or de-assertion due to over-current condition	8.8	ms	

SLVSBX3 -MAY 2013 www.ti.com



# **ELECTRICAL CHARACTERISTICS (continued)**

 $T_J = -40$ °C to 125°C,  $V_{IN} = 12$  V,  $f_{SW} = 500$  kHz (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
R <sub>DIS</sub>	Discharge resistance	USB_IN = 5 V, USB1_EN/USB2_EN = 0 V		130		Ω		
THERMAL SHUTDOWN								
T <sub>TRIP</sub>	Thermal shut down trip point	Rising temperature		160		°C		
T <sub>HYST</sub>	Thermal shut down hysteresis	Device re-starts		20		°C		
T <sub>TRIP_DEGLITCH</sub>	Thermal shut down deglitch			110		μs		




Figure 1. Power Switches Test Circuit and Voltage Waveforms




Figure 2. Response Time to Short Circuit Waveform




Figure 3. Output Voltage vs Current Limit Threshold

Product Folder Links: TPS65288

10

#### TYPICAL CHARACTERISTICS

 $T_A = 25$ °C,  $V_{IN} = 12$  V, Buck1 = 1.2 V, Buck2 = 1.8 V, Buck3 = 3.3 V, L = 4.7  $\mu$ H,  $f_{SW} = 500$  kHz (unless otherwise noted)




Figure 4. Buck1 1.2V Efficiency, Forced PWM and PSM




Figure 5. Buck1 1.2V Efficiency, Forced PWM




Figure 6. Buck2 1.8V Efficiency, Forced PWN and PSM




Figure 7. Buck2 1.8V Efficiency, Forced PWM




Figure 8. Buck3 3.3 Efficiency, Forced PWM and PSM




Figure 9. Buck3 3.3V Efficiency, Forced PWM

SLVSBX3 – MAY 2013 www.ti.com

#### TYPICAL CHARACTERISTICS (continued)

 $T_A = 25$ °C,  $V_{IN} = 12$  V, Buck1 = 1.2 V, Buck2 = 1.8 V, Buck3 = 3.3 V, L = 4.7  $\mu$ H,  $f_{SW} = 500$  kHz (unless otherwise noted)





Figure 10. Line Regulation: Buck1 @ 1.2V, 1% Resistor Feedback



NSTRUMENTS

Figure 11. Line Regulation: Buck2 @ 1.8V, 1% Resistor Feedback




Figure 12. Line Regulation: Buck3 @ 3.3V, 1% Resistor Feedback




Figure 13. Load Regulation: Buck1 @ 1.2V, 1% Resistor Feedback




Figure 14. Load Regulation: Buck2 @ 1.8V, 1% Resistor Feedback




Figure 15. Load Regulation: Buck3 @ 3.3V, 1% Resistor Feedback

Submit Documentation Feedback

#### TYPICAL CHARACTERISTICS (continued)

 $T_A = 25$ °C,  $V_{IN} = 12$  V, Buck1 = 1.2 V, Buck2 = 1.8 V, Buck3 = 3.3 V, L = 4.7  $\mu$ H,  $f_{SW} = 500$  kHz (unless otherwise noted)




Figure 16. Power-Up All Converters, No Load

Figure 17. Power-Down All Converters, No Load




Figure 18. Power-Up All Converters and PGOOD, No Load

Figure 19. Detail of Start-Up 4.7nF Fitted to All Enable Pins




Figure 20. Ripple, Buck1 = 0A, Buck2 = 0A, Buck3 = 0A

Figure 21. Transient Response Buck1 Ripple, Buck1 = 3A, Buck2 = 2A, Buck3 = 2A



SLVSBX3 – MAY 2013 www.ti.com

#### TYPICAL CHARACTERISTICS (continued)

 $T_A = 25$ °C,  $V_{IN} = 12$  V, Buck1 = 1.2 V, Buck2 = 1.8 V, Buck3 = 3.3 V, L = 4.7  $\mu$ H,  $f_{SW} = 500$  kHz (unless otherwise noted)



Figure 22. Transient Response Buck1@1.2V, 1-3A Step, Co = 68µF

Figure 23. Transient Response Buck2@1.8V, 1-2A Step, Co = 47μF




Figure 24. Transient Response Buck3@3.3 V, 1-2A Step, Co = 22µF

Figure 25. PSM Operation 1.2V, 1.8V, 3.3V




Figure 26. PSM/PWM Transition (Pin 25 Pulled High)

Figure 27. PSM/PWM Transition (Pin 25 Pulled Low)

Submit Documentation Feedback

#### TYPICAL CHARACTERISTICS (continued)

 $T_A = 25$ °C,  $V_{IN} = 12$  V, Buck1 = 1.2 V, Buck2 = 1.8 V, Buck3 = 3.3 V, L = 4.7  $\mu$ H,  $f_{SW} = 500$  kHz (unless otherwise noted)




Figure 28. Buck1 Dynamic Transition from PSM to PWM, C=68μF

Figure 29. Buck2 Dynamic Transition from PSM to PWM  $C\!=\!47\mu F$ 




Figure 30. Buck3 Dynamic Transition from PSM to PWM,  $C\!=\!22\mu F$ 

Figure 31. Over Current Protection PGOOD Buck1=1.2V



Figure 32. Over Current Protection and PGOOD Buck2=1.8V

Figure 33. Over Current Protection and PGOOD Buck3=3.3V

TEXAS INSTRUMENTS

SLVSBX3 – MAY 2013 www.ti.com

#### TYPICAL CHARACTERISTICS (continued)

 $T_A = 25$ °C,  $V_{IN} = 12$  V, Buck1 = 1.2 V, Buck2 = 1.8 V, Buck3 = 3.3 V, L = 4.7  $\mu$ H,  $f_{SW} = 500$  kHz (unless otherwise noted)





Figure 34. Hiccup Recover, Buck1=1.2V

Figure 35. Hiccup Recover, Buck2=1.8V



Figure 36. Hiccup Recover, Buck3=3.3V

Figure 37. USB Switch1 Start-Up No Load



Product Folder Links: TPS65288

Figure 38. USB Switch2 Start-Up No Load

Figure 39. USB Switch1 Start-Up 1A Load

Submit Documentation Feedback

#### TYPICAL CHARACTERISTICS (continued)

 $T_A = 25$ °C,  $V_{IN} = 12$  V, Buck1 = 1.2 V, Buck2 = 1.8 V, Buck3 = 3.3 V, L = 4.7  $\mu$ H,  $f_{SW} = 500$  kHz (unless otherwise noted)



Figure 40. USB Switch2 Start-Up 1A Load

Figure 41. USB Switch1 Current Limit Operation




Figure 42. USB Switch2 Current Limit Operation

Figure 43. USB Switch1 Current Limit Recovery




Figure 44. USB Switch2 Current Limit Recovery

Figure 45. USB Switch1 Output Reverse Protection

SLVSBX3 –MAY 2013 www.ti.com

# **TYPICAL CHARACTERISTICS (continued)**

 $T_A = 25$ °C,  $V_{IN} = 12$  V, Buck1 = 1.2 V, Buck2 = 1.8 V, Buck3 = 3.3 V, L = 4.7  $\mu$ H,  $f_{SW} = 500$  kHz (unless otherwise noted)



Figure 46. USB Switch2 Output Reverse Protection



NSTRUMENTS

Figure 47. EVM Layout

Submit Documentation Feedback

Copyright © 2013, Texas Instruments Incorporated

18

#### **DETAILED DESCRIPTION**

# **Adjustable Switching Frequency**

To select the internal switching frequency, connect a resistor from ROSC to ground. Figure 48 shows the required resistance for a given switching frequency.




Figure 48. ROSC vs Switching Frequency

$$R_{OSC}(k\Omega) = 169.5 \bullet f_{SW}^{-1.221}$$
 (1)

SLVSBX3 – MAY 2013 www.ti.com

#### **Output Inductor Selection**

To calculate the value of the output inductor, use Equation 2.

$$Lo = \frac{Vin - Vout}{Io \cdot K_{ind}} \cdot \frac{Vout}{Vin \cdot fsw}$$
(2)

 $K_{IND}$  is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. In general,  $K_{IND}$  is normally from 0.1 to 0.3 for the majority of applications. A value of 0.1 will improve the efficiency at light load, while a value of 0.3 will provide the lowest possible cost solution. The ripple current is:

$$Iripple = \frac{Vin - Vout}{Lo} \cdot \frac{Vout}{Vin \cdot fsw}$$
(3)

#### **Output Capacitor**

There are two primary considerations for selecting the value of the output capacitor. The output capacitors are selected to meet load transient and output ripple's requirements. If a minimum transient specification is required use the following equation:

$$Co > \frac{\Delta I_{OUT}^2 \cdot L_o}{V_{out} \cdot \Delta Vout} \tag{4}$$

The following equation calculates the minimum output capacitance needed to meet the output voltage ripple specification.

$$Co > \frac{1}{8 \cdot fsw} \cdot \frac{1}{V_{RIPPLE}}$$

$$I_{RIPPLE}$$
(5)

Where  $f_{SW}$  is the switching frequency,  $V_{RIPPLE}$  is the maximum allowable output voltage ripple, and  $V_{RIPPLE}$  is the inductor ripple current.

#### **Input Capacitor**

A minimum 10-µF X7R/X5R ceramic input capacitor is recommended to be added between VIN and GND of each converter. The input capacitor must handle the RMS ripple current shown in the following equation.

$$Icirms = Iout \cdot \sqrt{\frac{Vout}{Vin \min} \cdot \frac{(Vin \min - Vout)}{Vin \min}}$$
(6)

#### **Bootstrap Capacitor**

The device has two integrated boot regulators and requires a small ceramic capacitor between the BST and LX pins to provide the gate drive voltage for the high side MOSFET. The value of the ceramic capacitor should be  $0.047~\mu F$ . A ceramic capacitor with an X7R or X5R grade dielectric is recommended because of the stable characteristics over temperature and voltage.

#### **Delayed Start-Up**

If a delayed start-up is required on any of the buck converters fit a ceramic capacitor to the ENx pins. The delay added is  $\sim$ 1.67 ms per nF connected to the pin. Note that the EN pins have a weak 1 M $\Omega$  pull-up to the 3V3 rail.




Figure 49. Delayed Start-Up

#### **Out-of-Phase Operation**

In order to reduce input ripple current, buck 1 and buck 2 operate 180 degree out-of-phase. This enables the system having less input ripple, then to lower component cost, save board space and reduce EMI.

#### **Soft-Start Time**

The device has an internal pull-up current source of 5  $\mu$ A that charges an external soft-start capacitor to implement a slow start time. Equation 7 shows how to select a soft-start capacitor based on an expected slow start time. The voltage reference ( $V_{REF}$ ) is 0.8 V and the soft-start charge current ( $I_{ss}$ ) is 5  $\mu$ A. The soft-start circuit requires 1 nF per around 167  $\mu$ s to be connected at the SS pin. A 0.8-ms soft-start time is implemented for all converters fitting 4.7 nF to the relevant SS pin.

$$T_{ss}(ms) = V_{REF}(V) \bullet \left(\frac{C_{ss}(nF)}{I_{ss}(\mu A)}\right)$$
(7)

The Power Good circuit for the bucks has a 11-ms watchdog. Therefore the soft-start time should be lower than this value. It is recommended not to exceed 5 ms.

SLVSBX3 – MAY 2013 www.ti.com



#### **Adjusting the Output Voltage**

The output voltage is set with a resistor divider from the output node to the FB pin. It is recommended to use 1% tolerance or better divider resistors. In order to improve efficiency at light load, start with a value close to 40 k $\Omega$  for the R1 resistor and use Equation 8 to calculate R2.

$$R2 = R1 \cdot \left(\frac{0.8V}{V_O - 0.8V}\right) \tag{8}$$




Figure 50. Voltage Divider Circuit

#### **Loop Compensation**

TPS65288 is a current mode control DC/DC converter. The error amplifier is a transconductance amplifier with a  $g_M$  of 130  $\mu$ A/V. A typical compensation circuit could be type II ( $R_c$  and  $C_c$ ) to have a phase margin between 60° and 90°, or type III ( $R_c$  and  $C_c$  and  $C_f$  to improve the converter transient response.  $C_{Roll}$  adds a high frequency pole to attenuate high-frequency noise when needed. It may also prevent noise coupling from other rails if there is possibility of cross coupling in between rails when layout is very compact.




Figure 51. Loop Compensation Scheme

Product Folder Links: TPS65288

Submit Documentation Feedback



To calculate the external compensation components follow the following steps:

	TYPE II CIRCUIT	TYPE III CIRCUIT
Select switching frequency that is appropriate for application depending on L, C sizes, output ripple, EMI concerns and etc. Switching frequencies around 500 kHz yield best trade off between performance and cost. When using smaller L and C, switching frequency can be increased. To optimize efficiency, switching frequency can be lowered.		Type III circuit recommended for switching frequencies higher than 500 kHz.
Select cross over frequency ( $f_c$ ) to be at least 1/5 to 1/10 of switching frequency ( $f_s$ ).	Suggested $f_c = f_s/10$	Suggested $f_c = f_s/10$
Set and calculate R <sub>c</sub> .	$R_C = \frac{2\pi \cdot fc \cdot Vo \cdot Co}{g_M \cdot Vref \cdot gm_{ps}}$	$R_{C} = \frac{2\pi \cdot fc \cdot Vo \cdot Co}{g_{M} \cdot Vref \cdot gm_{ps}}$
Calculate $C_c$ by placing a compensation zero at or before the converter dominant pole $fp = \frac{1}{C_O \cdot R_L \cdot 2\pi}$	$C_c = \frac{R_L \cdot Co}{R_c}$	$C_c = \frac{R_L \cdot Co}{R_c}$
Add $C_{Roll}$ if needed to remove large signal coupling to high impedance CMP node. Make sure that $fp_{Roll} = \frac{1}{2 \cdot \pi \cdot R_C \cdot C_{Roll}}$ is at least twice the cross over frequency.	$C_{Roll} = \frac{\operatorname{Re} \operatorname{sr} \cdot Co}{R_C}$	$C_{Roll} = \frac{\operatorname{Re} \operatorname{sr} \cdot Co}{R_C}$
Calculate $C_{\rm ff}$ compensation zero at low frequency to boost the phase margin at the crossover frequency. Make sure that the zero frequency (fz <sub>ff</sub> ) is smaller than equivalent soft-start frequency (1/T <sub>ss</sub> ).	NA	$C_{ff} = \frac{1}{2 \cdot \pi \cdot fz_{ff} \cdot R_1}$

# **Slope Compensation**

The device has a built-in slope compensation ramp. The slope compensation can prevent sub harmonic oscillations in peak current mode control.

#### **Power Good**

The PGOOD pin is an open drain output. The PGOOD pin is pulled low when any buck converter is pulled below 85% of the nominal output voltage. The PGOOD is pulled up when both buck converters' outputs are more than 90% of its nominal output voltage.

The default reset time is 100 ms. The polarity of the PGOOD is active high.

Copyright © 2013, Texas Instruments Incorporated


Product Folder Links: *TP*S65288

TEXAS INSTRUMENTS

SLVSBX3 – MAY 2013 www.ti.com

#### **Current Limit Protection**

The TPS65288 current limit trip is set by the following formulae:



All converters operate in hiccup mode: Once an over-current lasting more than 11 ms is sensed in any of the converters, they will shut down for 11 ms and then the start-up sequencing will be tried again. If the overload has been removed, the converter will ramp up and operate normally. If this is not the case the converter will see another over-current event and shuts-down again repeating the cycle (hiccup) until the failure is cleared.

If an overload condition lasts for less than 11 ms, only the relevant converter affected will shut-down and re-start and no global hiccup mode will occur.

24

SLVSBX3-MAY 2013 www.ti.com

#### Overvoltage Transient Protection

The device incorporates an overvoltage transient protection (OVP) circuit to minimize voltage overshoot. The OVP feature minimizes the output overshoot by implementing a circuit to compare the FB pin voltage to OVTP threshold which is 106% of the internal voltage reference. If the FB pin voltage is greater than the OVTP threshold, the high side MOSFET is disabled preventing current from flowing to the output and minimizing output overshoot. When the FB voltage drops lower than the OVTP threshold which is 104%, the high side MOSFET is allowed to turn on the next clock cycle.

#### Low Power/Pulse Skipping Operation

When a buck synchronous converter operates at light load or standby conditions, the switching losses are the dominant source of power losses. Under these load conditions, TPS65288 uses a pulse skipping modulation technique to reduce the switching losses by keeping the power transistors in the off-state for several switching cycles, while maintaining a regulated output voltage. Figure 52 shows the output voltage and load plus the inductor current.




Figure 52. Low Power/Pulse Skipping

During the burst mode, the converter continuously charges up the output capacitor until the output voltage reaches a certain limit threshold. The operation of the converter in this interval is equivalent to the peak inductor current mode control. In each switch period, the main switch is turned on until the inductor current reaches the peak current limit threshold. As the load increases the number of pulses increases to make sure that the output voltage stays within regulation limits. When the load is very light the low power controller has a zero crossing detector to allow the low side mosfet to operate even in light load conditions. The transistor is not disabled at light loads. A zero crossing detection circuit will disable it when inductor current reverses. During the whole process the body diode does not conduct but is used as blocking diode only.

During the skipping interval, the upper and lower transistors are turned off and the converter stays in idle mode. The output capacitors are discharged by the load current until the moment when the output voltage drops to a low threshold.

The choice of output filter will influence the performance of the low power circuit. The maximum ripple during low power mode can be calculated as:

$$V_{OUT\_RIPPLE} = \frac{K_{RIP}T_S}{C_{OUT}}$$
(12)

Where K<sub>RIP</sub> is 1.4 for Buck1 and 0.7 for Buck2 and Buck3. TS can be calculated as:

$$T_S = \frac{0.35}{\left[ \left( \frac{V_{IN} - V_{OUT}}{L} \right) \frac{V_{OUT}}{V_{IN}} \right]} \tag{13}$$

Product Folder Links: TPS65288

Copyright © 2013, Texas Instruments Incorporated

SLVSBX3 – MAY 2013 www.ti.com

#### **USB Switches**

The USB switches are enabled (active high) with the USB\_ENx pin. The switches have a typical resistance of 135 m $\Omega$ . If a continuous short-circuit condition is applied to the USB switch output, the USB switch will shut-down once its temperature reaches 130°C, allowing for the buck converters to operate unaffected. Once the USB switch cools down it will restart automatically.




Figure 53. USB Switches

#### Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 160°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds thermal trip threshold. Once the die temperature decreases below 140°C, the device reinitiates the power up sequence. The thermal shutdown hysteresis is 20°C.

Product Folder Links: TPS65288

#### 3.3-V and 6.5 LDO Regulators

The following ceramic capacitor (X7R/X5R) should be connected as close as possible to the described pins:

- 4.7 μF to 10 μF for V7V pin 28
- 3.3 μF to 10 μF for V3V pin 29

Submit Documentation Feedback



#### **Layout Recommendation**

Layout is a critical portion of PMIC designs.

- Place tracing for output voltage and LX on the top layer and an inner power plane for VIN.
- Fit also on the top layer connections for the remaining pins of the PMIC and a large top side area filled with ground.
- The top layer ground area should be connected to the internal ground layer(s) using vias at the input bypass
  capacitor, the output filter capacitor and directly under the TPS65288 device to provide a thermal path from
  the PowerPad land to ground.
- For operation at full rated load, the top side ground area together with the internal ground plane, must provide
  adequate heat dissipating area.
- There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the VIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the ground connections. Since the LX connection is the switching node, the output inductor should be located close to the LX pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
- The output filter capacitor ground should use the same power ground trace as the VIN input bypass capacitor. Try to minimize this conductor length while maintaining adequate width.
- The compensation should be as close as possible to the CMPx pins. The CMPx and ROSC pins are sensitive to noise so the components associated to these pins should be located as close as possible to the IC and routed with minimal lengths of trace.



# PACKAGE OPTION ADDENDUM

15-Apr-2017

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65288RHAR	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS 65288	Samples
TPS65288RHAT	ACTIVE	VQFN	RHA	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS 65288	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**


15-Apr-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 4-Feb-2015

# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65288RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS65288RHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

www.ti.com 4-Feb-2015



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TPS65288RHAR	VQFN	RHA	40	2500	367.0	367.0	38.0	
TPS65288RHAT	VQFN	RHA	40	250	210.0	185.0	35.0	



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Package complies to JEDEC MO-220 variation VJJD-2.



# RHA (S-PVQFN-N40)


# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206355-9/X 08/14

NOTES: A. All linear dimensions are in millimeters



# RHA (S-PVQFN-N40)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.