

# Dual, 35 dB Range, 1 dB Step Size DGA

# Data Sheet **[ADL5205](https://www.analog.com/ADL5205?doc=ADL5205.pdf)**

#### <span id="page-0-0"></span>**FEATURES**

**Dual, independent, digitally controlled gain amplifier (DGA) −9 dB to +26 dB gain range 1 dB step size, ±0.2 dB accuracy at 200 MHz 100 Ω differential input resistance 10 Ω differential output resistance 1.2 dB change in noise figure for first 12 dB of gain reduction Output third-order intercept (OIP3): 48.5 dBm at 200 MHz, 5 V, high performance mode −3 dB bandwidth: 1700 MHz typical in high performance mode Multiple control interface options Parallel 6-bit control interface with latch Serial peripheral interface (SPI) with fast attack Gain step up/down interface Wide input dynamic range Low power mode Power-down control Single 3.3 V or 5 V supply operation 40-lead, 6 mm × 6 mm LFCSP package** 

#### <span id="page-0-1"></span>**APPLICATIONS**

**Differential analog-to-digital converter (ADC) drivers High intermediate frequency (IF) sampling receivers High output power IF amplification Instrumentation** 

#### <span id="page-0-3"></span>**GENERAL DESCRIPTION**

The [ADL5205 i](http://www.analog.com/ADL5205?doc=ADL5205.pdf)s a digitally controlled, wide bandwidth, variable gain dual amplifier (DGA) that provides precise gain control, high output third-order intercept (OIP3) and a near constant noise figure for the first 12 dB of attenuation. The excellent OIP3 performance of 48.5 dBm (at 200 MHz, 5 V, high performance mode, and maximum gain) makes the [ADL5205](http://www.analog.com/ADL5205?doc=ADL5205.pdf) an excellent gain control device for a variety of receiver applications.

For wide input dynamic range applications, th[e ADL5205](http://www.analog.com/ADL5205?doc=ADL5205.pdf) provides a broad 35 dB gain range with a 1 dB step size. The gain is adjustable through multiple gain control and interface options: parallel, SPI, or gain step up/down control.

The two channels of the [ADL5205 c](http://www.analog.com/ADL5205?doc=ADL5205.pdf)an be powered up independently by applying the appropriate logic level to the PWUPA and PWUPB pins. The quiescent current of th[e ADL5205](http://www.analog.com/ADL5205?doc=ADL5205.pdf) is typically 175 mA for high performance mode and 135 mA for

**Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADL5205.pdf&product=ADL5205&rev=A)  Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

#### **FUNCTIONAL BLOCK DIAGRAM**

<span id="page-0-2"></span>

low power mode. When disabled, the [ADL5205](http://www.analog.com/ADL5205?doc=ADL5205.pdf) consumes only 14 mA and offers excellent input to output isolation. The gain setting is preserved when the device is disabled.

Fabricated on the Analog Devices, Inc., high speed, silicon germanium (SiGe) complementary BiCMOS process, the [ADL5205 p](http://www.analog.com/ADL5205?doc=ADL5205.pdf)rovides precise gain adjustment capabilities with good distortion performance. Th[e ADL5205](http://www.analog.com/ADL5205?doc=ADL5205.pdf) amplifier comes in a compact, thermally enhanced, 6 mm  $\times$  6 mm, 40-lead LFCSP package and operates over the temperature range of −40°C to  $+85^{\circ}$ C.

Note that throughout this data sheet, multifunction pins, such as  $\overline{\text{CSA}}/A3$ , are referred to by the entire pin name or by a single function of the pin, for example,  $\overline{CSA}$ , when only that function is relevant.

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.** ©2016-2019 Analog Devices, Inc. All rights reserved. **[Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)** 

## **TABLE OF CONTENTS**



## Standard Development Platform (SDP) Interface ................. 25 Graphical User Interface (GUI) Program ................................. 25

#### <span id="page-1-0"></span>**REVISION HISTORY**



4/2016-Revision 0: Initial Version

## <span id="page-2-0"></span>**SPECIFICATIONS**

Supply voltage (V<sub>POS</sub>) = 3.3 V or 5 V, T<sub>A</sub> = 25°C, Z<sub>LOAD</sub> = 200  $\Omega$ , maximum gain (Gain code = 000000), frequency = 200 MHz, PM = 0 V, 2 V p-p differential output, unless otherwise noted.

#### <span id="page-2-1"></span>**Table 1.**



<span id="page-3-0"></span>

1 When referring to a single function of a multifunction pin in the parameters, only the portion of the pin name that is relevant to the specification is listed. For full pin names of multifunction pins, refer to th[e Pin Configuration and Function Descriptions s](#page-6-0)ection.

2 The maximum input swing of 8 V p-p is for the lowest gain setting of −9 dB. As the gain setting increases, the maximum input swing must be reduced correspondingly to maintain the same maximum output swing.

### <span id="page-4-0"></span>**TIMING SPECIFICATIONS**

#### **Table 2. SPI Timing Parameters**



#### **Timing Diagrams**









Figure 4. Parallel Mode Timing Diagram

## <span id="page-5-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 3.**



<sup>1</sup> The differential input voltage limit is significantly lower than the maximum input swing of 8 V p-p. The maximum input swing is for the lowest gain setting of −9 dB. As the gain setting is increased, the maximum input swing must be reduced correspondingly to maintain the same maximum output swing. The differential input voltage limit takes effect at greater than ~14 dB, at which point there is no more resistive attenuation on the input and the signal presented on the pins goes directly on an input ESD protection circuit. Therefore, the input signal swing must be limited to a low value.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### <span id="page-5-1"></span>**THERMAL RESISTANCE**

[Table 4](#page-5-4) shows the thermal resistance from the die to ambient ( $\theta_{JA}$ ), die to board ( $\theta_{JB}$ ), and die to lead ( $\theta_{JC}$ ), respectively.

#### <span id="page-5-4"></span>**Table 4. Thermal Resistance**



### <span id="page-5-2"></span>**JUNCTION TO BOARD THERMAL IMPEDANCE**

The junction to board thermal impedance  $(\theta_{JB})$  is the thermal impedance from the die to the leads of the [ADL5205.](http://www.analog.com/ADL5205?doc=ADL5205.pdf) The value given i[n Table 4 i](#page-5-4)s based on the standard printed circuit board (PCB) described in the JESD51-7 standard for thermal testing of surface-mount components. PCB size and complexity (number of layers) affect  $\theta_{JB}$ ; more layers tend to reduce thermal impedance slightly.

If the PCB temperature is known, use the junction to board thermal impedance to calculate the die temperature (also known as the junction temperature) to ensure that the die temperature does not exceed the specified limit of 135°C. For example, if the PCB temperature is 85°C, the die temperature is given by

$$
T_J = T_B + (P_{DISS} \times \theta_{JB})
$$

The worst case power dissipation for the [ADL5205 i](http://www.analog.com/ADL5205?doc=ADL5205.pdf)s 919 mW  $(5.25 \text{ V} \times 175 \text{ mA}, \text{see Table 1}).$  Therefore,  $T_I$  is

 $T_J = 85$ °C + (0.919 W  $\times$  24.4°C/W) = 107.4°C

#### <span id="page-5-3"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-6-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 5. Pin Configuration

<span id="page-6-1"></span>



## <span id="page-8-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

Supply voltage (V<sub>POS</sub>) = 3.3 V or 5 V, T<sub>A</sub> = 25°C, Z<sub>LOAD</sub> = 200  $\Omega$ , maximum gain (gain code = 000000), 2 V p-p composite differential output for intermodulation distortion (IMD) and OIP3, 2 V p-p differential output for second harmonic distortion (HD2) and third harmonic distortion (HD3), VCMA = VCMB =  $V_{POS}/2$ , unless otherwise noted.



Figure 8. Gain vs. Gain Code over Temperature at 200 MHz



Figure 9. Output Third-Order Intercept (OIP3) vs. Frequency over V<sub>POS</sub> at Three Gain Codes, High Performance Mode



Figure 10. Output Third-Order Intercept (OIP3) vs. Frequency over V<sub>POS</sub> for Three Temperatures at Maximum Gain, High Performance Mode



Figure 11. Output Third-Order Intercept (OIP3) vs. Frequency over  $V_{POS}$  at Three Gain Codes, Low Power Mode



Figure 12. Output Third-Order Intercept (OIP3) vs. Frequency over V<sub>POS</sub> for Three Temperatures at Maximum Gain, 2 V p-p Composite, Low Power Mode



Figure 13. Output Third-Order Intercept (OIP3) vs. Frequency and V<sub>POS</sub> Variance (±5%), Maximum Gain, High Performance Mode



Figure 14. Two-Tone Output IMD3 vs. Frequency over VPos for Three Gain Codes at 2 V p-p Composite, Low Power Mode



Figure 15. Two-Tone Output IMD3 vs. Frequency over V<sub>POS</sub> for Three Gain Codes at 2 V p-p, High Performance Mode



Figure 16. Second Harmonic Distortion (HD2) vs. Frequency over V<sub>POS</sub> for Three Gain Codes, High Performance Mode



Figure 17. Second Harmonic Distortion (HD2) vs. Frequency over V<sub>POS</sub> for Three Temperatures at Maximum Gain, 2 V p-p, High Performance Mode



Figure 18. Second Harmonic Distortion (HD2) vs. Frequency over VPos for Three Gain Codes at 2 V p-p Composite, Low Power Mode



Figure 19. Second Harmonic Distortion (HD2) vs. Frequency over V<sub>POS</sub> for Three Temperatures at Maximum Gain, 2 V p-p Composite, Low Power Mode



Figure 20. Third Harmonic Distortion (HD3) vs. Frequency over  $V_{POS}$  for Three Gain Codes at 2 V p-p Composite, High Performance Mode



Figure 21. Third Harmonic Distortion (HD3) vs. Frequency vs. VPos for Three Temperatures at Maximum Gain, 2 V p-p Composite, High Performance Mode



Figure 22. Third Harmonic Distortion (HD3) vs. Frequency over  $V_{POS}$  for Three Gain Codes at 2 V p-p Composite, Low Power Mode



Figure 23. Third Harmonic Distortion (HD3) vs. Frequency over VPos for Three Temperatures at Maximum Gain, 2 V p-p Composite, Low Power Mode



Figure 24. Noise Figure vs. Frequency for 35 dB Gain Range at  $V_{POS} = 5 V$ , High Performance Mode



Figure 25. Noise Figure vs. Frequency for 35 dB Gain Range at  $V_{POS} = 3.3 V$ , High Performance Mode



Figure 26. Noise Figure vs. Frequency for 35 dB Gain Range at V $_{\text{POS}}$  = 5 V, Low Power Mode



Figure 27. Noise Figure vs. Frequency for 35 dB Gain Range at  $V_{POS} = 3.3 V$ , Low Power Mode



Figure 28. Output 1 dB Compression Point (OP1dB) vs. Frequency at Maximum Gain, High Performance Mode



Figure 29. Output 1 dB Compression Point (OP1dB) vs. Frequency at Maximum Gain, Low Power Mode

## Data Sheet **[ADL5205](https://www.analog.com/ADL5205?doc=ADL5205.pdf)**



Figure 30. Differential S-Parameters (SDD21, SDD12, SDD11, SDD22) vs. Frequency



Figure 31. Maximum VoltageGain vs. Frequency over Temperature at  $V_{POS}$  = 3.3 V



Figure 32. Voltage Gain vs. Frequency for Various Gain Steps at  $V_{POS}= 3.3$  V, Low Power Mode



Figure 33. Voltage Gain vs. Frequency for Various Gain Steps at  $V_{POS} = 5 V$ , High Performance Mode



Figure 34. Voltage Gain vs. Frequency for Various Gain Steps at V $_{POS}$  = 3.3 V, High Performance Mode



Figure 35. Voltage Gain vs. Frequency for Various Gain Steps at  $V_{POS} = 5 V$ , Low Power Mode



Figure 36. Differential Input Reflection (SDD11) Magnitude and Phase vs. Frequency



Figure 37. Differential Output Reflection (SDD22) Magnitude and Phase vs. Frequency



Figure 38. Phase Variation and Cumulative Gain Step Error vs. Programmed Gain, Frequency = 200 MHz,  $V_{POS}$  = 3.3 V, 2 V p-p Composite



Figure 39. Enable Time Domain Response at  $V_{POS} = 5 V$ 







Figure 41. Disable Time Domain Response at  $V_{POS} = 5 V$ 

## Data Sheet **[ADL5205](https://www.analog.com/ADL5205?doc=ADL5205.pdf)**





Figure 43. Fast Attack Step Time Domain Response at  $V_{POS} = 5 V$ 



Figure 44. Fast Attack Step Time Domain Response at  $V_{POS} = 3.3 V$ 





Figure 46. Maximum Gain Transition Settling Time vs. Output Common-Mode Voltage (VCMA or VCMB)



Figure 47. Group Delay at Maximum Gain vs. Frequency over  $V_{POS}$  and Power Modes





Figure 49. Channel Isolation vs. Frequency for Channel A and Channel B

## <span id="page-16-1"></span><span id="page-16-0"></span>THEORY OF OPERATION **BASIC STRUCTURE**

The [ADL5205](http://www.analog.com/ADL5205?doc=ADL5205.pdf) is a dual differential, digitally controlled variable gain amplifier (DGA). Each DGA consists of a 100  $\Omega$  differential input, digitally controlled passive attenuator followed by a digitally controlled gain amplifier. The input, digitally controlled, binary weighted attenuator has a range of 0 dB to 23 dB with 1 dB steps, and the amplifier has a range of 14 dB to 26 dB, also with 1 dB steps. On-chip logic circuitry maps the gain codes such that the first 12 dB of gain reduction from the maximum gain are accomplished using the digitally controlled gain amplifier, only. This topology allows the first 12 dB of gain reduction to be accompanied by typically 1.2 dB of total noise figure degradation (at 200 MHz). The OIP3 also remains nearly constant over the first 12 dB of gain range. The noise figure for the DGA increases by 1 dB for each decibel of attenuation within the remaining 23 dB attenuation range. The differential output impedance of the amplifier is 10 Ω.

### <span id="page-16-2"></span>**CONTROL/LOGIC CIRCUITRY**

Th[e ADL5205](http://www.analog.com/ADL5205?doc=ADL5205.pdf) features three different gain control interfaces: serial, parallel, or up/down control, determined by the combination of the MODE1 and MODE0 pins. For details on controlling the gain in each of these modes, see th[e Digital Interface Overview](#page-18-0) section. In general, the gain step size is 1 dB; however, larger step sizes can be programmed as described in th[e Digital](#page-18-0)  [Interface Overview](#page-18-0) section. Each amplifier has a maximum gain of +26 dB (Gain Code 000000) to −9 dB (Gain Code 100011 to Gain Code 111111). Using the performance mode (PM) pin, users can lower the power consumption of the device with a slight degradation in linearity performance.

### <span id="page-16-3"></span>**COMMON-MODE VOLTAGE**

The [ADL5205](http://www.analog.com/ADL5205?doc=ADL5205.pdf) is flexible in terms of input/output coupling. It can be ac-coupled or dc-coupled at the inputs and/or outputs within the specified output common-mode levels of 1.2 V to 2.7 V, depending on the supply voltage. If no external output common-mode voltage is applied, the input and output commonmode voltages are set internally to half of the supply voltage.

The output common-mode voltages of the [ADL5205](http://www.analog.com/ADL5205?doc=ADL5205.pdf) are controlled by the voltages on the VCMA and VCMB pins. Each of these pins is connected internally through 5 kΩ resistors to the VPOS pin as well as to the exposed pad (EP). As a result, the commonmode output voltage at each channel is preset internally to half of the supply voltage at VPOS. Alternatively, the VCMA and VCMB pins can be connected to the common-mode voltage reference output from an ADC, and thus the common-mode levels between the two devices can be matched without requiring any external components.



Figure 50. Basic Structure

## <span id="page-17-1"></span><span id="page-17-0"></span>APPLICATIONS INFORMATION **BASIC CONNECTIONS**

[Figure 51 s](#page-17-2)hows the basic connections for operating th[e ADL5205.](http://www.analog.com/ADL5205?doc=ADL5205.pdf)  Apply a voltage of 3.3 V or 5 V to the VPOS pins. Decouple each supply pin with at least one low inductance, surface-mount ceramic capacitor of 0.1 µF placed as close to the device as possible. The differential outputs have a dc common-mode voltage that is approximately half of the supply; therefore, decouple these outputs using 0.1 µF capacitors to the balanced load. The balanced differential inputs have the same dc common-mode voltage as the outputs; the inputs are decoupled using  $0.1 \mu$ F capacitors as well. The digital pins, mode control pins, associated SPI pins, and parallel gain control pins, (PM, PWUPA, and PWUPB) operatefrom a 3.3 V voltage.

To enable each channel of th[e ADL5205,](http://www.analog.com/ADL5205?doc=ADL5205.pdf) pull the PWUPA pin or the PWUPB pin high (2.0 V  $\leq$  PWUPA/PWUPB  $\leq$  3.3 V). A logic low on the PWUPA pin or the PWUPB pin sets the channel to sleep mode, reducing the current consumption to approximately 7 mA per channel. The VCMA and the VCMB pins are the reference inputs for the output common-mode voltage of each channel, and they must be decoupled with 0.1 µF capacitors.



<span id="page-17-2"></span>**1. DNC = DO NOT CONNECT. DO NOT CONNECT TO THESE PINS. 2. THE EXPOSED PAD MUST BE CONNECTED TO A LOW IMPEDANCE GROUND PLANE. THIS IS THE GROUND (0V) REFERENCE FOR ALL THE VOLTAGES IN TABLE 1.**

Figure 51. Basic Connections

### <span id="page-18-0"></span>**DIGITAL INTERFACE OVERVIEW**

The three digital control interface options of the [ADL5205](http://www.analog.com/ADL5205?doc=ADL5205.pdf) DGA are, respectively,

- Parallel control interface
- Serial peripheral interface
- Gain step up/down interface

The digital control interface selection is made via two digital pins, MODE1 and MODE0, as shown i[n Table 6.](#page-18-1) Additionally, there are three power mode control pins, PM, PWUPA, and PWUPB. PM selects between the high performance and low power modes, whereas PWUPA and PWUPB enable (powerup) the corresponding channel. The gain in each channel is controlled by a 6-bit binary code (A5 to A0 and B5 to B0).

The same physical pins are shared between three interfaces, resulting in as many as three different functions per digital pin (see [Table 5\)](#page-6-1).

#### <span id="page-18-1"></span>**Table 6. Digital Control Interface Selection Truth Table**



#### **Parallel Digital Interface**

The parallel digital interface uses six gain control bits and a latch pin per amplifier. The latch pin controls whether the input data latch is transparent (logic low) or latched (logic high). In transparent mode, the gain changes as the input gain control bits change. In latched mode, the gain is determined by the latched gain setting and is not changed by changing the input gain control bits.

#### <span id="page-18-3"></span>**Serial Peripheral Interface (SPI)**

The SPI uses three pins (SDIO, SCLK, and CSA or CSB). The SPI data register consists of two bytes: six gain control bits (D0 to D5), two attenuation step size address bits (FA0 and FA1), one read/write bit  $(R/\overline{W})$ , and seven don't care bits  $(X)$ , as shown in [Figure 53.](#page-18-2) 

The SPI uses a bidirectional pin (SDIO) for writing to the SPI register and for reading from the SPI register. To write to the SPI register, pull the CSA or the CSB pin low and apply 16 clock pulses to shift the 16 bits into the corresponding SPI register, MSB first. Individual channel SPI registers can be selected by pulling CSA

or  $\overline{CSB}$  low. By simultaneously pulling the  $\overline{CSA}$  and  $\overline{CSB}$  pins low, the same data can be written to both SPI registers.

SPI register read back operation is described in th[e SPI Read](#page-19-0) section. Because there is only one SDIO line, the control register of each channel must be read back individually.

SPI fast attack mode is controlled by the FA\_A or FA\_B pins. A logic high on the FA\_A pin or FA\_B pin results in an attenuation selected by the FA1 and the FA0 bits in the SPI register.





#### **Up/Down Interface**

The up/down interface uses two digital pins to control the gain. When the UPDN\_DAT\_x pin is low, the gain for the corresponding channel is increased by a clock pulse on the UPDN\_CLK\_x pin (rising and falling edges). When the UPDN\_DAT\_x pin is high, the corresponding gain is decreased by a clock pulse on the UPDN\_CLK\_x pin. Reset is detected when the rising edge of UPDN\_CLK\_x latches one polarity on UPDN\_DAT\_x, and the falling edge latches the opposite polarity. Reset results in the minimum gain code of 111111.



Figure 52. Up/Down Gain Control Timing

The step size is selectable by the GS1 and GS0 pins. The default step size is 1 dB. The gain code count rails at the top and bottom of the control range.

#### **Table 8. Step Size Control Truth Table**



<span id="page-18-2"></span>

Figure 53. 16-Bit SPI Register

## [ADL5205](https://www.analog.com/ADL5205?doc=ADL5205.pdf) Data Sheet



### <span id="page-19-0"></span>**SPI READ**

<span id="page-19-2"></span>The [ADL5205](http://www.analog.com/ADL5205?doc=ADL5205.pdf) can be read back only in the serial mode, during a read cycle (from  $\overline{\text{CSA/CSB}}$  low to  $\overline{\text{CSA/CSB}}$  high) after the R/W bit is set high in the previous cycle. During the read cycle, data changes at each rising edge of SCLK, and can be latched using the falling edge of SCLK. There is no continual read operation. A logic high (1) must be written into the  $R/\overline{W}$  bit to enable the subsequent read cycle. The sequence for reading back is shown in [Figure 54 t](#page-19-1)[o Figure 57,](#page-19-2) showing the operation of the input and output functions of the SDIO pin. The actual waveforms during the readback process are shown i[n Figure 57](#page-19-2)  to [Figure 59.](#page-20-2) SDIO is enabled as an output only during the read cycle in [Figure 57.](#page-19-2) 

<span id="page-19-1"></span>



Figure 59. Read Back Value, 0x0154

#### <span id="page-20-2"></span><span id="page-20-0"></span>**ADC INTERFACING**

A typical data acquisition system using th[e ADL5205 t](http://www.analog.com/ADL5205?doc=ADL5205.pdf)ogether with an antialiasing filter and an ADC is shown in [Figure 60.](#page-20-3)  The main role of the filter after the amplifier is for attenuating the broadband noise and out-of-band harmonics generated by the amplifier. Component values for a 500 MHz acquisition bandwidth are listed i[n Table 10.](#page-20-4) Without this filter, the out-ofband noise and distortion components alias back into the Nyquist band, resulting in a reduction of signal-to-noise ratio. The design of the filter preceding the [ADL5205](http://www.analog.com/ADL5205?doc=ADL5205.pdf) amplifier is more specific to the system rejection requirements for the acquisition system,



Figure 60. ADC Interface (One of Two Channels Shown)

#### <span id="page-20-4"></span><span id="page-20-3"></span>**Table 10. Component Values for a 500 MHz Acquisition System**



#### <span id="page-20-1"></span>**NOISE FIGURE vs. GAIN SETTING**

Because of the architecture of the [ADL5205,](http://www.analog.com/ADL5205?doc=ADL5205.pdf) the noise figure does not degrade significantly for the first 12 dB of gain reduction from the maximum gain setting. The noise figure increases by 2 dB only during the first 12 dB of gain reduction, after which it resumes the 1 dB degradation for each dB of gain reduction.



## <span id="page-21-0"></span>EVALUATION BOARD **OVERVIEW**

<span id="page-21-1"></span>The [ADL5205-EVALZ](http://www.analog.com/EVAL-ADL5205?doc=ADL5205.pdf) evaluation board allows the manual control of th[e ADL5205](http://www.analog.com/ADL5205?doc=ADL5205.pdf) device through the serial and the parallel interface ports, as well as the control of the device through the USB port on a Microsoft® Windows® PC via the system demonstration platform (SDP) interface board. A 3.3 V low dropout (LDO) voltage regulator supplies the logic circuits when the device is running on a 5 V supply.

On-board baluns convert single-ended input signals to differential form for input to the device and convert the differential output signals of the device to single-ended form for output. To bypass these baluns, rearrange the 0  $\Omega$  resistors on the board as described in th[e Signal Inputs and Outputs](#page-22-0) section.

The [ADL5205-EVALZ](http://www.analog.com/EVAL-ADL5205?doc=ADL5205.pdf) provides all of the support circuitry required to operate the [ADL5205](http://www.analog.com/ADL5205?doc=ADL5205.pdf) in its various modes and configurations[. Figure 62](#page-21-3) shows the typical bench setup used to evaluate the performance of th[e ADL5205.](http://www.analog.com/ADL5205?doc=ADL5205.pdf) 

#### <span id="page-21-2"></span>**POWER SUPPLY INTERFACE**

The [ADL5205-EVALZ](http://www.analog.com/EVAL-ADL5205?doc=ADL5205.pdf) evaluation board requires either a 3.3 V or 5 V power supply, and an optional negative supply to pull down the output common-mode dc level to match the ADCs that require a lower common-mode level. If an external 3.3 V supply is used, connect it to the test point labeled 3P3V. If a 5 V supply is used, connect it to the test point labeled 5V. Similarly, if an external negative supply is used, connect it to the VNEG test point shown in [Figure 62.](#page-21-3) 



<span id="page-21-3"></span>Figure 62. [ADL5205-EVALZ](http://www.analog.com/EVAL-ADL5205?doc=ADL5205.pdf) Evaluation Board

The power supply jumper configurations (S1 to S3) required for selecting the evaluation board analog supply (V<sub>CC</sub>) and digital supply ( $V<sub>DD</sub>$ ) from the external 3.3 V or 5 V power supply are shown in [Table 11.](#page-22-2) When using a 5 V supply, enable the on-board 3.3 V voltage regulator and select it using the S3 and S2 jumpers, respectively, to provide digital supply  $(V_{DD})$  to the pull-up resistors for logic signals.

#### <span id="page-22-2"></span>**Table 11. Power Supply Selection Jumpers**



### <span id="page-22-0"></span>**SIGNAL INPUTS AND OUTPUTS**

Signal inputs and outputs for each channel come through a pair of SMA connectors. In the default configuration, on-board baluns convert single-ended signals from VINA− and VINB− into differential signals to the device. Similarly, differential output signals from the device are converted through the on-board baluns into single-ended form to the VOUTA+ and VOUTB+ connectors.

#### <span id="page-22-1"></span>**MANUAL CONTROLS**

Three sets of switches provide the manual control of the states of the device. Their functions are listed in [Table 12.](#page-22-3) When the individual switch is in the up position, the signal controlled by the switch is set to logic high.

#### <span id="page-22-3"></span>**Table 12. Switch Block Functions**



#### **Mode Switches**

When the power mode (PM) switch is up (logic high or Logic 1), the device is in low power mode. When the switch is down (logic low or Logic 0), the device is in high performance mode.

MODE1 and MODE0 (labeled M1 and M0 on the PCB) select one of three interface modes for the device (parallel, serial/SPI, or up/down mode), as shown in [Table 13.](#page-22-4) There is no functional difference between the mode switch settings of 10 and 11.

#### <span id="page-22-4"></span>**Table 13. Mode Switch Settings**



#### **Channel Control Switches**

The channel control switches include PWUPA, LATCHA, and A5 to A0 for Channel A and PWUPB, LATCHB, and B5 to B0 for Channel B.

PWUPA and PWUPB are the up positions (logic high) that turn on their respective channels. When PM is set to logic low (high performance mode), the total current consumption increases by approximately 81 mA (that is, one half of the difference between the enabled current of 175 mA and the disabled current of 14 mA) when each channel is enabled. When the PM is set to logic high (low power mode), the total current consumption increases by approximately 61 mA (that is, one half of the difference between the enabled current of 135 mA and the disabled current of 14 mA) when each channel is enabled.

The LATCHA and LATCHB switches are used with the gain control input bits (A5 to A0 and B5 to B0) to control the corresponding channel voltage gain. When these switches are in the down (logic low) position, the gain changes with the position of the gain control switches. When these switches are in the up position, the last gain setting is latched into the corresponding channel of the [ADL5205,](http://www.analog.com/ADL5205?doc=ADL5205.pdf) and the gain stops changing.

For Bits[A5:A0] and Bits[B5:B0], the following equation determines the voltage gain of each channel of th[e ADL5205:](http://www.analog.com/ADL5205?doc=ADL5205.pdf)

 $Gain = 26 - [A5:A0]$  dB

where [A5:A0] is the value representing the binary string formed by Bits[A5:A0] from 0 to 35. When this value exceeds 35, the gain is set to minimum (−9 dB). The voltage gain for Channel B is changed by Bits[B5:B0] in the same manner.

#### <span id="page-23-0"></span>**PARALLEL INTERFACE**

The functions of Parallel Interface Connector P3 are identical to those of the switches in the switch block. The pinout of the Parallel Interface Connector P3 is listed i[n Table 14.](#page-23-2) Logic levels on the P3 pins override the corresponding switch setting. As a result, the switches for PWUPA and PWUPB must be in the up position when using the parallel interface to control the device.

#### <span id="page-23-2"></span>**Table 14. Parallel Interface Pinout (P3)**



### <span id="page-23-1"></span>**SERIAL INTERFACE**

When the mode switches are in the 01 position, the [ADL5205](http://www.analog.com/ADL5205?doc=ADL5205.pdf) operates in the serial/SPI mode. The pins that are relevant in the serial/SPI mode are brought out to Serial Interface Connector P2. The pinout for Serial Interface Connector P2 is listed i[n Table 15.](#page-23-3) Note that only four pins (plus AGND) are used for the SPI, and they include the following:

- $\overline{\text{CSA}}$  and  $\overline{\text{CSB}}$  are the active low serial port enable pins for Channel A and Channel B, respectively.
- SDIO is the serial data input and output line. SDIO is a bidirectional pin.
- SCLK is the serial clock pin.

For detailed operations and timing diagrams of the serial port interface, see th[e Serial Peripheral Interface \(SPI\)](#page-18-3) section. These signals operate at 3.3 V logic levels.

The CSA and CSB lines can be tied together to program both channels at the same time.



#### <span id="page-23-3"></span>**Table 15. Serial Interface Connector (P2) Pinout**

13488-165

### <span id="page-24-0"></span>**STANDARD DEVELOPMENT PLATFORM (SDP) INTERFACE**

Th[e ADL5205-EVALZ](http://www.analog.com/EVAL-ADL5205?doc=ADL5205.pdf) connects to the universal serial bus (USB) port on a Windows-based PC through an SDP board. The SDP interface board plugs into the P1 connector on the [ADL5205-EVALZ](http://www.analog.com/EVAL-ADL5205?doc=ADL5205.pdf) evaluation board and provides all the digital handshaking to communicate with the USB. Use the SDP with the [ADL5205](http://www.analog.com/ADL5205?doc=ADL5205.pdf) control software on the PC.

To control th[e ADL5205 t](http://www.analog.com/ADL5205?doc=ADL5205.pdf)hrough the USB to SDP interface, nine jumpers must be inserted from the odd numbered pins (Pin 1, Pin 3, Pin 5, Pin 7, Pin 9, Pin 11, Pin 13, Pin 15, and Pin 17) to the even numbered pins (Pin 2, Pin 4, Pin 6, Pin 8, Pin 10, Pin 12, Pin 14, Pin 16, and Pin 18 on the P2 connector, as shown i[n Figure 63.](#page-24-4) No jumper is needed for Pin 19 and Pin 20.



Figure 63. SDP Interface Board

A dynamically loadable library (DLL), sdpApi1.dll, provides the software interface to the actual hardware. The control program, using the USB interface, can communicate with the hardware through interface functions in this DLL.

### <span id="page-24-1"></span>**EVALUATION BOARD CONTROL SOFTWARE**

Two separate programs are available for use with a Windowsbased PC to control the [ADL5205](http://www.analog.com/ADL5205?doc=ADL5205.pdf) through the USB to SDP interface: a command line control program and a program with a graphical user interface.

### <span id="page-24-2"></span>**COMMAND LINE CONTROL PROGRAM**

The adl5205\_regw\_x\_x.exe, where x\_x represents the revision of the program, is a command line program that takes the 8-bit value represented by the command line argument and writes into the control register of th[e ADL5205.](http://www.analog.com/ADL5205?doc=ADL5205.pdf) The syntax for the program is shown i[n Figure 64,](#page-24-5) which contains a sample run of the command line control program, showing the help listing.

### <span id="page-24-3"></span>**GRAPHICAL USER INTERFACE (GUI) PROGRAM**

The adl5205\_ctrlsw\_y\_y.exe, where y\_y represents the revision of the program, is a GUI program that allows the control of the [ADL5205 f](http://www.analog.com/ADL5205?doc=ADL5205.pdf)unctions through an on-screen display. Th[e ADL5205](http://www.analog.com/ADL5205?doc=ADL5205.pdf) gain and modes of operation can be controlled interactively using icons on the computer screen. A typical display from the GUI control is shown in [Figure 65,](#page-25-0) and the corresponding control functions are listed i[n Table 16.](#page-25-1)

<span id="page-24-4"></span>

C:\ad\projects\ADL5205\ctrl_sw>_	C:\ad\pro.jects\ADL5205\ctrl_sw>ad15205_regw_1r3 No command line arguments Usage: ad15205_regwr_1r3 PwupA PwupB PwrMode FA Code [Verbose] where PwupA is Power Up for Channel A; 0 to disable, any other value to enable; PwupB is Power Up for Channel B; 0 to disable, any other value to enable; PwrMode is Power Mode for both channels; 0 for High Power, any other value for Low Power; is Fast Attack for both channels; 0 to disable, any other value to enable; A for writing to Ch A; B for Ch B; any other value writes to both Ch together; is an 8-bit Hex number to set the channel register value in ad15205, corresonding to the 8 LSB's in ad15205 register (FA[1:0], GainCode[5:0]) Only the last 8 bits in Code will be retained. If Code cannot be converted then an error is returned; Uerbose is U for verbose mode (optional); any other value is ignored. The Usage message will be sent to the Error output if error is detected. This program does not keep track of the state of the ADL5205; it is left to the calling program to do so.
ш	

<span id="page-24-5"></span>Figure 64. Sample Listing Showing Usage of the Command Line Program

## [ADL5205](https://www.analog.com/ADL5205?doc=ADL5205.pdf) Data Sheet

13488-060



Figure 65. Main Screen of th[e ADL5205 C](http://www.analog.com/ADL5205?doc=ADL5205.pdf)ontrol Software

<span id="page-25-1"></span><span id="page-25-0"></span>



## <span id="page-26-0"></span>EVALUATION BOARD SCHEMATICS AND LAYOUT



Figure 66. [ADL5205-EVALZ](http://www.analog.com/EVAL-ADL5205?doc=ADL5205.pdf) Evaluation Board Schematic, Page 1



Figure 67. [ADL5205-EVALZ](http://www.analog.com/EVAL-ADL5205?doc=ADL5205.pdf) Evaluation Board Schematic, Page 2



Figure 69[. ADL5205-EVALZ](http://www.analog.com/EVAL-ADL5205?doc=ADL5205.pdf) Evaluation Board Side B

### <span id="page-29-0"></span>**BILL OF MATERIALS**

#### **Table 17. Bill of Materials**



## <span id="page-30-0"></span>OUTLINE DIMENSIONS



#### <span id="page-30-1"></span>**ORDERING GUIDE**



<sup>1</sup> Z = RoHS-Compliant Part.

**©2016–2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D13488-0-5/19(A)** 



Rev. A | Page 31 of 31