+5 Volt Electronic Fuse

The NIS5452 series is a cost effective, resettable fuse. It is designed to buffer the load device from excessive input voltage which can damage sensitive circuits. It also includes an overvoltage clamp circuit that limits the output voltage during transients but does not shut the unit down, thereby allowing the load circuit to continue operation.

Features

- Integrated Power Device
- 33 mΩ Typical
- Internal Charge Pump
- Internal Undervoltage Lockout Circuit
- Internal Overvoltage Clamp
- These are Pb-Free Devices and are RoHS Compliant

Typical Applications

- Mother Board
- Hard Drives
- Fan Drives



ON Semiconductor®

www.onsemi.com

5 AMP, 5 VOLT ELECTRONIC FUSE




WDFN10 CASE 522AA

MARKING DIAGRAM

1 •] Pin	Function	
XXX	1–5	SOURCE	
AYW=	6	NC	
•	7	ILIMIT	
	8	Enable/Fault	
	9	dv/dt	
	10	GND	
	11 (flag)	VCC	
XXX =	Specific Devic	e Code	
A =	Assembly Loc	ation	
Y =	Year		
W =	Work Week		
• =	Pb-Free Pack	age	

(Note: Microdot may be in either location)

PIN ASSIGNMENTS



(Top View)

ORDERING INFORMATION

Device	Features	Marking	Package	Shipping [†]
NIS5452MT1TXG	Thermal Latching V _{clamp} = 5.85 V, I _{LIM} = 2.1 A @ 18 Ω	52	WDFN10 (Pb–Free)	3000 / Tape & Reel
NIS5452MT1TWG	Thermal Latching V _{clamp} = 5.85 V, I _{LIM} = 2.1 A @ 18 Ω	52W	WDFN10 (Pb-Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 1. Block Diagram

FUNCTIONAL PIN DESCRIPTION

Pin	Function	Description
1–5	Source	This pin is the source of the internal power FET and the output terminal of the fuse.
7	l _{Limit}	A resistor between this pin and the source pin sets the overload and short circuit current limit levels.
8	Enable/Fault	The enable/fault pin is a tri-state, bidirectional interface. It can be used to enable or disable the output of the device by pulling it to ground using an open drain or open collector device. If a thermal fault occurs, the voltage on this pin will go to an intermediate state to signal a monitoring circuit that the device is in thermal shutdown. It can also be connected to another device in this family to cause a simultaneous shutdown during thermal events.
9	dv/dt	The internal dv/dt circuit controls the slew rate of the output voltage at turn on. It has an internal ca- pacitor that allows it to ramp up over a period of 1.4 ms. An external capacitor can be added to this pin to increase the ramp time. If an additional time delay is not required, this pin should be left open.
10	Ground	Negative input voltage to the device. This is used as the internal reference for the IC.
11 (belly pad)	V _{CC}	Positive input voltage to the device.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage, operating, steady-state (V_{CC} to GND, Note 1)	V _{IN}	-0.6 to 14	V
Thermal Resistance, Junction–to–Air 0.1 in ² copper (Note 2) 0.5 in ² copper (Note 2) JESD51–7 4–layer board	θ _{JA}	154 93 50	°C/W
Thermal Resistance, Junction-to-Lead (Pin 1)	θ _{JL}	49	°C/W
Thermal Resistance, Junction-to-Case	θ _{JC}	20	°C/W
Total Power Dissipation @ $T_A = 25^{\circ}C$ (operating)	P _{max}	2.5	W
Operating Temperature Range (Notes 3 and 4)	TJ	-40 to 150	°C
Nonoperating Temperature Range	Т _Ј	-55 to 155	°C
Lead Temperature, Soldering (10 Sec)	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Negative voltage will not damage device provided that the power dissipation is limited to the rated allowable power for the device.

2. 1 oz copper, double-sided FR4.

3. Thermal limit is set above the maximum thermal rating. It is not recommended to operate this device at temperatures greater than the maximum ratings for extended periods of time.
 Exceeding T_J will thermally destroy the FET. See AND9042/D.

ELECTRICAL CHARACTERISTICS

(Unless otherwise noted: V_{CC} = 5.0 V, C_{in} = 2.2 μ F, C_L = 70 μ F, dv/dt pin open, T_A = 25°C unless otherwise noted.)

ON Resistance (Note 5) Tue 1 40°C Rustance Rust	Characteristics		Min	Тур	Max	Unit
ON Resistance (Note 5) Tue 1 40°C Rustance Rust	POWER FET			-	-	-
T _J = 140°C (Noie 6) 60 60 Off State Output Voltage (V _{CC} = 8 V _{BC} , V _{QS} = 0 V _{BC} , R _L = 100 kΩ) (Note 9) Voff 10 200 r Output Capacitance (V _{DC} = 8 V _{BC} , V _{QS} = 0 V _{BC} , R _L = ∞) Cout 230 2 5 Continuous Current (T _P = 25°C, 0.5 in ² pad) (Note 6) (T _A = 80°C, minum copper) Ip 5.0 2.3 1 THERMAL LATCH T 50 175 200 1 Shuddown Temperature (Note 6) T _{SD} 150 175 200 1 Thermal Hysteresis (Decrease in die temperature for turn on, does not apply to latching parts) T _{Hyst} 45 1 1 UNDER/OVERVOLTAGE PROTECTION V _{OUT} Maximum (V _{CC} = 8 V) NISS452 V _{out-clamp} 5.5 5.85 6.25 Undervoltage Lockout (Turn on, Voltage Going High) V _{ULO} 2.2 2.5 2.8 1 UVLO Hysteresis (Note 9) V _{Hyst} 0.145 2 1 2 UVLO Hysteresis (Note 7) NISS452 (R _{Limit} = 18 Ω) I _{LIM} 1.6 2.1 2.8 Direct Short Circuit	Delay Time (enabling of chip to $I_D = 100$ mA with 1 A resistive load) (Note 9)	T _{dly}		200		μS
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		R _{DS(on)}	25		50	mΩ
		V _{off}		10	200	mV
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		C _{out}		230		pF
Shutdown Temperature (Note 6) T SD 150 175 200 175 Thermal Hysteresis (Decrease in die temperature for turn on, does not apply to latching parts) T Hyst 1 45 1 UNDER/OVERVOLTAGE PROTECTION Vout-clamp 5.5 5.85 6.25 1 Undervoltage Lockout (Turn on, Voltage Going High) V _{UVLO} 2.2 2.5 2.8 1 UVLO Hysteresis (Note 9) V _{Hyst} 0.145 1 1 1 CURRENT LIMIT Kelvin Short Circuit Current Limit (Note 7) NIS5452 (R _{Limit} = 18 Ω) I _{LIM} 1.6 2.1 2.8 1 Direct Short Circuit Current Limit (Note 7) NIS5452 (R _{Limit} = 18 Ω) I _{LIM} 1.6 2.1 2.8 1 Output Voltage Ramp Time (Enable to V _{OUT} = 4.7 V) (Note 9) I _{slew} 0.70 1.4 2.4 r Maximum Capacitor Voltage V _{max} 0.35 0.58 0.81 1 Logic Level Low (Output Disabled) V _{in-low} 0.32 0.58 0.52 1 Logic Level Mid (Thermal Fault, Output Disabled)	(T _A = 25°C, JESD51–7 4–layer board)	Ι _D		5.0		A
Thermal Hysteresis (Decrease in die temperature for turn on, does not apply to latching parts)Thyst4545UNDER/OVERVOLTAGE PROTECTION V_{0UT} Maximum ($V_{CC} = 8$ V)NIS5452 $V_{out-clamp}$ 5.55.856.251Undervoltage Lockout (Turn on, Voltage Going High) V_{UVLO} 2.22.52.81UVLO Hysteresis (Note 9)VHyst0.14511CURRENT LIMITKelvin Short Circuit Current Limit (Note 7)NIS5452 (RLimit = 18 Ω)ILIM1.62.12.81Direct Short Circuit Current Limit (Note 7)NIS5452 (RLimit = 18 Ω)ILIM7.211Output Voltage Ramp Time (Enable to V _{OUT} = 4.7 V) (Note 9)Islew0.701.42.4rMaximum Capacitor VoltageV _{in-mid} 0.350.580.811Logic Level Low (Output Disabled)V _{in-mid} 0.821.41.951Logic Level High (Output Enabled) (Note 9)V _{in-mid} 0.821.41.951Logic Low (Output Disabled)V _{in-mid} 0.821.41.951Logic Level High (Output Enabl	THERMAL LATCH					
to latching parts) tright	Shutdown Temperature (Note 6)	T _{SD}	150	175	200	°C
V _{OUT} Maximum (V _{CC} = 8 V) NIS5452 V _{out-clamp} 5.5 5.85 6.25 Undervoltage Lockout (Turn on, Voltage Going High) V _{UVLO} 2.2 2.5 2.8 UVLO Hysteresis (Note 9) V _{Hyst} 0.145 CURRENT LIMIT Kelvin Short Circuit Current Limit (Note 7) NIS5452 (R _{Limit} = 18 Ω) I _{LIM} 1.6 2.1 2.8 Direct Short Circuit Current Limit (Note 7) NIS5452 (R _{Limit} = 18 Ω) I _{LIM} 7.2 Output Voltage Ramp Time (Enable to V _{OUT} = 4.7 V) (Note 9) tslew 0.70 1.4 2.4 r Maximum Capacitor Voltage V _{max} 0.70 1.4 2.4 r ENBEL/FAULT Logic Level Low (Output Disabled) V _{in-low} 0.35 0.58 0.81 Logic Level High (Output Disabled) V _{in-mid} 0.82 1.4 1.95 Logic Level High (Output Enabled) (Note 9) V _{in-mid} 0.82 1.4 1.95 Logic Level High (Output Enabled) (Note 9) V _{in-ma}		T _{Hyst}		45		°C
Undervoltage Lockout (Turn on, Voltage Going High) V_{UVLO} 2.22.52.8UVLO Hysteresis (Note 9) V_{Hyst} 0.1451CURRENT LIMITKelvin Short Circuit Current Limit (Note 7)NIS5452 (R _{Limit} = 18 Ω)I_LIM1.62.12.8Direct Short Circuit Current Limit (Note 7)NIS5452 (R _{Limit} = 18 Ω)I_LIM1.62.12.8Direct Overload Current Limit (Note 7)NIS5452 (R _{Limit} = 18 Ω)I_LIM7.21dv/dt CIRCUIT07.211Output Voltage Ramp Time (Enable to V _{OUT} = 4.7 V) (Note 9)t _{slew} 0.701.42.4rMaximum Capacitor VoltageV _{max} 0.350.580.811Logic Level Low (Output Disabled)V _{in-low} 0.350.580.811Logic Level High (Output Enabled) (Note 9)V _{in-mid} 1.962.22.501High State Maximum VoltageV _{in-mid} 1.962.22.501Logic Level High (Output Enabled) (Note 9)V _{in-miax} 2.513.35.21Logic Low Sink Current (V _{enable} = 0 V)I _{in-low} -12-201Logic High Leakage Current for External Switch (V _{enable} = 3.3 V)I _{in-leak} 1.01Maximum Fanout for Fault Signal (Total number of chips that can be connected to this pin for simultaneous shutdown)Fan3.0UTOTAL DEVICEBias Current (Operational) (Note 9)I _{bias} 4007501 <td>UNDER/OVERVOLTAGE PROTECTION</td> <td></td> <td></td> <td>•</td> <td>•</td> <td></td>	UNDER/OVERVOLTAGE PROTECTION			•	•	
UVLO Hysteresis (Note 9) V_{Hyst} 0.145ICURRENT LIMITKelvin Short Circuit Current Limit (Note 7)NIS5452 ($R_{Limit} = 18 \Omega$) I_{LIM} 1.62.12.8Direct Short Circuit Current Limit (Note 7)NIS5452 ($R_{Limit} = 18 \Omega$) I_{LIM} 2.0IDirect Overload Current Limit (Note 7)NIS5452 ($R_{Limit} = 18 \Omega$) I_{LIM} 7.2Idv/dt CIRCUITOutput Voltage Ramp Time (Enable to V _{OUT} = 4.7 V) (Note 9) t_{slew} 0.701.42.4rMaximum Capacitor VoltageV _{max} V_CCIENBBLE/FAULTLogic Level Low (Output Disabled)V _{in-low} 0.350.580.81ILogic Level Mid (Thermal Fault, Output Disabled)V _{in-mid} 0.821.41.95ILogic Level High (Output Enabled) (Note 9)V _{in-mix} 2.513.35.2ILogic Level High (Cutput Enabled) (Note 9)V _{in-mix} 2.513.35.2ILogic Level High (Cutput Enabled) (Note 9)V _{in-mix} 2.513.35.2ILogic Low Sink Current (V _{enable} = 0 V)I _{in-low} -12-200IIogic High Leakage Current for External Switch (V _{enable} = 3.3 V)I _{in-leak} 1.0IMaximum Fanout for Fault Signal (Total number of chips that can be connected to this pin for simultaneous shutdown)Fan3.0VTOTAL DEVICEBias Current (Operational) (Note 9)I _{Bias} 400750I <td>V_{OUT} Maximum (V_{CC} = 8 V) NIS5452</td> <td>V_{out-clamp}</td> <td>5.5</td> <td>5.85</td> <td>6.25</td> <td>V</td>	V _{OUT} Maximum (V _{CC} = 8 V) NIS5452	V _{out-clamp}	5.5	5.85	6.25	V
CURRENT LIMITInputInputInputKelvin Short Circuit Current Limit (Note 7)NIS5452 ($R_{Limit} = 18 \Omega$)I LIM 1.62.12.8Direct Short Circuit Current Limit (Note 7)NIS5452 ($R_{Limit} = 18 \Omega$)I LIM 2.0IDirect Overload Current Limit (Note 7)NIS5452 ($R_{Limit} = 18 \Omega$)I LIM 7.2Idv/dt CIRCUITT.2dv/dt CIRCUIT7.2IOutput Voltage Ramp Time (Enable to $V_{OLT} = 4.7 V$) (Note 9) t_{slew} 0.701.42.4rMaximum Capacitor Voltage V_{max} V_{CC} IENABLE/FAULTLogic Level Low (Output Disabled) V_{in-low} 0.350.580.81Logic Level High (Output Enabled) (Note 9) V_{in-mid} 0.821.41.95Logic Level High (Cutput Enabled) (Note 9) V_{in-max} 2.513.35.2ILogic Level High (Cutput Enabled) (Note 9) I_{in-low} -12-201Logic Low Sink Current ($V_{enable} = 0 V$) I_{in-low} -12-201Logic High Leakage Current for External Switch ($V_{enable} = 3.3 V$) $I_{in-leak}$ 1.01Maximum Fanout for Fault Signal (Total number of chips that can be connected to this pin for simultaneous shutdown)Fan3.0UTOTAL DEVICEBias Current (Operational) (Note 9) I_{bias} 4007501	Undervoltage Lockout (Turn on, Voltage Going High)	V _{UVLO}	2.2	2.5	2.8	V
Kelvin Short Circuit Current Limit (Note 7)NIS5452 ($R_{Limit} = 18 \Omega$)I $_{LIM}$ 1.62.12.8Direct Short Circuit Current Limit (Note 7)NIS5452 ($R_{Limit} = 18 \Omega$)I $_{LIM}$ 2.01Direct Overload Current Limit (Note 7)NIS5452 ($R_{Limit} = 18 \Omega$)I $_{LIM}$ 7.21 dv/dt CIRCUIT 0.0701.42.4rOutput Voltage Ramp Time (Enable to $V_{OUT} = 4.7 V$) (Note 9) t_{slew} 0.701.42.4rMaximum Capacitor Voltage V_{max} V_{CC} 11.951Logic Level Low (Output Disabled) V_{in-low} 0.350.580.811Logic Level Mid (Thermal Fault, Output Disabled) V_{in-mid} 0.821.41.951Logic Level High (Output Enabled) (Note 9) V_{in-mix} 2.513.35.21Logic Low Sink Current ($V_{enable} = 0 V$) I_{in-low} -12 -20 μ Logic Low Sink Current for External Switch ($V_{enable} = 3.3 V$) I_{in-low} -12 -20 μ Maximum Fanout for Fault Signal (Total number of chips that can be connected to this pin for simultaneous shutdown)Fan 3.0 UTOTAL DEVICEBias Current (Operational) (Note 9) I_{Bias} 400 750 μ	UVLO Hysteresis (Note 9)			0.145		V
Direct Short Circuit Current Limit (Note 7)NIS5452 ($R_{Limit} = 18 \Omega$)I $_{LIM}$ 2.0IDirect Overload Current Limit (Note 7)NIS5452 ($R_{Limit} = 18 \Omega$)I $_{LIM}$ 7.211dv/dt CIRCUITOutput Voltage Ramp Time (Enable to V _{OUT} = 4.7 V) (Note 9)t $_{slew}$ 0.701.42.4rMaximum Capacitor VoltageV _{max} VV _{CC} 1ENABLE/FAULTLogic Level Low (Output Disabled)V $_{in-mid}$ 0.350.580.811Logic Level Mid (Thermal Fault, Output Disabled)V $_{in-mid}$ 0.821.41.951Logic Level High (Output Enabled) (Note 9)V $_{in-mid}$ 0.821.41.951Logic Level High (Output Enabled) (Note 9)V $_{in-mid}$ 0.821.41.951Logic Level High (Output Enabled) (Note 9)V $_{in-max}$ 2.513.35.21Logic Low Sink Current (V _{enable} = 0 V)I $_{in-low}$ -12-2001Logic High Leakage Current for External Switch (V _{enable} = 3.3 V)I $_{in-leak}$ 1.01Maximum Fanout for Fault Signal (Total number of chips that can be connected to this pin for simultaneous shutdown)Fan3.00TOTAL DEVICEBias Current (Operational) (Note 9)I $_{in-incov}$ 4007501	CURRENT LIMIT					
Direct Overload Current Limit (Note 7) NIS5452 (R _{Limit} = 18 Ω) I _{LIM} 7.2 dv/dt CIRCUIT 0utput Voltage Ramp Time (Enable to V _{OUT} = 4.7 V) (Note 9) t _{slew} 0.70 1.4 2.4 rr Maximum Capacitor Voltage V _{max} 0.70 1.4 2.4 rr Maximum Capacitor Voltage V _{max} 0.70 1.4 2.4 rr Logic Level Low (Output Disabled) V _{max} 0.35 0.58 0.81 0.20 Logic Level Mid (Thermal Fault, Output Disabled) V _{in-low} 0.35 0.58 0.81 0.22 2.50 1.4 1.95 1.95 1.00 <	Kelvin Short Circuit Current Limit (Note 7) NIS5452 ($R_{Limit} = 18 \Omega$)	I _{LIM}	1.6	2.1	2.8	А
dv/dt CIRCUITOutput Voltage Ramp Time (Enable to $V_{OUT} = 4.7 \text{ V}$) (Note 9) t_{slew} 0.70 1.4 2.4 rMaximum Capacitor Voltage V_{max} V_{CC} V_{CC} ENABLE/FAULTLogic Level Low (Output Disabled) V_{in-low} 0.35 0.58 0.81 Logic Level Mid (Thermal Fault, Output Disabled) V_{in-mid} 0.82 1.4 1.95 Logic Level High (Output Enabled) (Note 9) V_{in-mid} 1.96 2.2 2.50 High State Maximum Voltage V_{in-max} 2.51 3.3 5.2 Logic Low Sink Current ($V_{enable} = 0 \text{ V}$) I_{in-low} -12 -20 μ Logic High Leakage Current for External Switch ($V_{enable} = 3.3 \text{ V}$) $I_{in-leak}$ 1.0 μ Maximum Fanout for Fault Signal (Total number of chips that can be connected to this pin for simultaneous shutdown)Fan 3.0 U TOTAL DEVICEBias Current (Operational) (Note 9) I_{Bias} 400 750 μ	Direct Short Circuit Current Limit (Note 7) NIS5452 ($R_{Limit} = 18 \Omega$)	I _{LIM}		2.0		А
Output Voltage Ramp Time (Enable to $V_{OUT} = 4.7 \text{ V}$) (Note 9) t_{slew} 0.70 1.4 2.4 r Maximum Capacitor Voltage V_{max} V_{CC} V_{CC} ENABLE/FAULT V_{in-low} 0.35 0.58 0.81 0.35 Logic Level Low (Output Disabled) V_{in-low} 0.35 0.58 0.81 0.81 Logic Level Mid (Thermal Fault, Output Disabled) V_{in-mid} 0.82 1.4 1.95 0.92	Direct Overload Current Limit (Note 7) NIS5452 ($R_{Limit} = 18 \Omega$)	I _{LIM}		7.2		А
Maximum Capacitor Voltage Vmax Vmax Vcc ENABLE/FAULT Logic Level Low (Output Disabled) Vin-low 0.35 0.58 0.81 Image: Constraint of the second secon	dv/dt CIRCUIT					
ENABLE/FAULTLogic Level Low (Output Disabled)Vin-low0.350.580.811Logic Level Mid (Thermal Fault, Output Disabled)Vin-mid0.821.41.951Logic Level High (Output Enabled) (Note 9)Vin-high1.962.22.501High State Maximum VoltageVin-max2.513.35.21Logic Low Sink Current (Venable = 0 V)Iin-low-12-201Logic High Leakage Current for External Switch (Venable = 3.3 V)Iin-leak1.01Maximum Fanout for Fault Signal (Total number of chips that can be connected to this pin for simultaneous shutdown)Fan3.0UTOTAL DEVICEBias Current (Operational) (Note 9)Igas4007501	Output Voltage Ramp Time (Enable to $V_{OUT} = 4.7 \text{ V}$) (Note 9)	t _{slew}	0.70	1.4	2.4	ms
Logic Level Low (Output Disabled) V_{in-low} 0.35 0.58 0.81 Logic Level Mid (Thermal Fault, Output Disabled) V_{in-mid} 0.82 1.4 1.95 Logic Level High (Output Enabled) (Note 9) $V_{in-high}$ 1.96 2.2 2.50 High State Maximum Voltage V_{in-max} 2.51 3.3 5.2 Logic Low Sink Current ($V_{enable} = 0 V$) I_{in-low} -12 -20 I_{in-low} Logic High Leakage Current for External Switch ($V_{enable} = 3.3 V$) $I_{in-leak}$ 1.0 $I_{in-leak}$ Maximum Fanout for Fault Signal (Total number of chips that can be connected to this pin for simultaneous shutdown)Fan 3.0 U TOTAL DEVICEBias Current (Operational) (Note 9) I_{Bias} 400 750 I_{In-Iow}	Maximum Capacitor Voltage	V _{max}			V _{CC}	V
Logic Level Mid (Thermal Fault, Output Disabled)VV0.821.41.95Logic Level High (Output Enabled) (Note 9)Vin-high1.962.22.501High State Maximum VoltageVin-max2.513.35.21Logic Low Sink Current (Venable = 0 V)Iin-low-12-201Logic High Leakage Current for External Switch (Venable = 3.3 V)Iin-leak1.01Maximum Fanout for Fault Signal (Total number of chips that can be connected to this pin for simultaneous shutdown)Fan3.0UTOTAL DEVICEBias Current (Operational) (Note 9)I Bias4007501	ENABLE/FAULT					
Logic Level High (Output Enabled) (Note 9)Vin-high1.962.22.50High State Maximum VoltageVin-max2.513.35.2Logic Low Sink Current (Venable = 0 V)Iin-low-12-201Logic High Leakage Current for External Switch (Venable = 3.3 V)Iin-leak1.01Maximum Fanout for Fault Signal (Total number of chips that can be connected to this pin for simultaneous shutdown)Fan3.0UTOTAL DEVICEBias Current (Operational) (Note 9)IBias4007501	Logic Level Low (Output Disabled)	V _{in-low}	0.35	0.58	0.81	V
High State Maximum Voltage V_{in-max} 2.513.35.2Logic Low Sink Current ($V_{enable} = 0$ V) I_{in-low} -12 -20 I_{in-low} Logic High Leakage Current for External Switch ($V_{enable} = 3.3$ V) $I_{in-leak}$ 1.0 $I_{in-leak}$ Maximum Fanout for Fault Signal (Total number of chips that can be connected to this pin for simultaneous shutdown)Fan3.0UTOTAL DEVICEBias Current (Operational) (Note 9) I_{Bias} 400750 I_{Bias}	Logic Level Mid (Thermal Fault, Output Disabled)		0.82	1.4	1.95	V
Logic Low Sink Current (Venable = 0 V) Iin-low -12 -20 II Logic High Leakage Current for External Switch (Venable = 3.3 V) Iin-leak 1.0 II Maximum Fanout for Fault Signal (Total number of chips that can be connected to this pin for simultaneous shutdown) Fan 3.0 U TOTAL DEVICE Bias Current (Operational) (Note 9) IBias 400 750 II	Logic Level High (Output Enabled) (Note 9)		1.96	2.2	2.50	V
Logic High Leakage Current for External Switch (Venable = 3.3 V) Iin-leak 1.0 II Maximum Fanout for Fault Signal (Total number of chips that can be connected to this pin for simultaneous shutdown) Fan 3.0 U TOTAL DEVICE Bias Current (Operational) (Note 9) IBias 400 750 II	High State Maximum Voltage		2.51	3.3	5.2	V
Maximum Fanout for Fault Signal (Total number of chips that can be connected to this pin for simultaneous shutdown) Fan 3.0 U TOTAL DEVICE Bias Current (Operational) (Note 9) I _{Bias} 400 750 µ	Logic Low Sink Current (V _{enable} = 0 V)			-12	-20	μΑ
connected to this pin for simultaneous shutdown) Image: Connected to this pin for simultaneous shutdown) TOTAL DEVICE Bias Current (Operational) (Note 9) Image: Connected to the simultaneous shutdown)	Logic High Leakage Current for External Switch ($V_{enable} = 3.3 V$)				1.0	μΑ
Bias Current (Operational) (Note 9)					3.0	Units
	TOTAL DEVICE	-		-	-	-
Bias Current (Shutdown) (Note 9)	Bias Current (Operational) (Note 9)	I _{Bias}		400	750	μΑ
Bias 100 Pias	Bias Current (Shutdown) (Note 9)	I _{Bias}		100		μΑ

 Minimum Operating Voltage (Notes 6 and 8)
 V

 Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product

performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Pulse test: Pulse width 300 μs, duty cycle 2%.

6. Verified by design.

7. Refer to explanation of short circuit and overload conditions in application note AND8140/D.

8. Device will shut down prior to reaching this level based on actual UVLO trip point.

9. Guaranteed by characterization or design.






Figure 2. Application Circuit with Direct Current Sensing










Figure 5. Short Circuit Current Limit vs. R_{Limit} for Direct Sensing and Ambient Temperature








Figure 6. Application Circuit with Kelvin Current Sensing














Figure 10. Common Thermal Shutdown

APPLICATION INFORMATION

Basic Operation

This device is a self-protected, resettable, electronic fuse. It contains circuits to monitor the input voltage, output voltage, output current and die temperature.

On application of the input voltage, the device will apply the input voltage to the load based on the restrictions of the controlling circuits. The dv/dt of the output voltage will be controlled by the internal dv/dt circuit. The output voltage will slew from 0 V to the rated output voltage in 1.4 ms, unless additional capacitance is added to the dv/dt pin.

The device will remain on as long as the temperature does not exceed the 175°C limit that is programmed into the chip. The current limit circuit does not shut down the part but will reduce the conductivity of the FET to maintain a constant current at the internally set current limit level. The input overvoltage clamp also does not shutdown the part, but will limit the output voltage to the V_{out}-clamp value in the event that the input exceeds that level.

An internal charge pump provides bias for the gate voltage of the internal n-channel power FET and also for the current limit circuit. The remainder of the control circuitry operates between the input voltage (V_{CC}) and ground.

Application Information

It is recommended to connect an input decoupling capacitor and an output filtering capacitor to the device to attenuate the power supply noise and the possible voltage spikes caused by inductive loads. The values of these capacitors depend on the characteristics of the power supply and the inductance observed by the device at its input and output, however, minimum values of 1 μ F for the input capacitor are recommended for most applications.

Power Limit

Refer to Application Note AND9042/D for I_{LIMSE} limitations.

Current Limit

The current limit circuit uses a SENSEFET along with a reference and amplifier to control the peak current in the device. The SENSEFET allows for a small fraction of the load current to be measured, which has the advantage of reducing the losses in the sense resistor as well as increasing the value and decreasing the power rating of the sense resistor. Sense resistors are typically in the tens of ohms range with power ratings of several milliwatts making them very inexpensive chip resistors.

The current limit circuit has two limiting values, one for overload events which are defined as the mode of operation in which the gate is high and the FET is fully enhanced. The short circuit mode of operation occurs when the device is actively limiting the current and the gate is at an intermediate level. For a more detailed description of this circuit please refer to application note AND8140.

There are two methods of biasing the current limit circuit for this device. They are shown in the two application figures. Direct current sensing connects the sense resistor between the current limit pin and the load. This method includes the bond wire resistance in the current limit circuit. This resistance has an impact on the current limit levels for a given resistor and may vary slightly depending on the impedance between the sense resistor and the source pins. The on resistance of the device will be slightly lower in this configuration since all five source pins are connected in parallel and therefore, the effective bond wire resistance is one fifth of the resistance for any given pin.

The other method is Kelvin sensing. This method uses one of the source pins as the connection for the current sense resistor. This connection senses the voltage on the die and therefore any bond wire resistance and external impedance on the board have no effect on the current limit levels. In this configuration the on resistance is slightly increased relative to the direct sense method since only four of the source pins are used for power.

Overvoltage Clamp

The overvoltage clamp consists of an amplifier and reference. It monitors the output voltage and if the input voltage exceeds the specified Vout maximum for the device, the gate drive of the main FET is reduced to limit the output. This is intended to allow operation through transients while protecting the load. If an overvoltage condition exists for many seconds, the device may overheat due to the voltage drop across the FET combined with the load current. In this event, the thermal protection circuit would shut down the device.

Undervoltage Lockout

The undervoltage lockout circuit uses a comparator with hysteresis to monitor the input voltage. If the input voltage drops below the specified level, the output switch will be switched to a high impedance state.

dv/dt Circuit

The dv/dt circuit brings the output voltage up under a linear, controlled rate regardless of the load impedance characteristics. An internal ramp generator creates a linear ramp, and a control circuit forces the output voltage to follow that ramp, scaled by a factor.

The default ramp time is approximately 1.4 ms. This can be modified by adding an external capacitor at the dv/dt pin. This pin includes an internal current source of approximately 1 μ A. Since the current level is very low, it is important to use a ceramic cap or other low leakage capacitor. Aluminum electrolytic capacitors are not recommended for this circuit.

The ramp time from 0 to the nominal output voltage can be determined by the following equation, where t is in seconds:

$$t_{0-5} = 1.25 E6 \cdot C_{ext}$$

Where:

C is in Farads

t is in Seconds

Any time that the unit shuts down due to a fault, enable shut–down, or recycling of input power, the timing capacitor will be discharged and the output voltage will ramp from 0 at turn on.

Enable/Fault

The Enable/Fault Pin is a multi-function, bidirectional pin that can control the output of the chip as well as send information to other devices regarding the state of the chip. When this pin is low, the output of the fuse will be turned off. When this pin is high the output of the fuse will be turned-on. If a thermal fault occurs, this pin will be pulled low to an intermediate level by an internal circuit.

To use as a simple enable pin, an open drain or open collector device should be connected to this pin. Due to its tri–state operation, it should not be connected to any type of logic with an internal pullup device.


If the chip shuts down due to the die temperature reaching its thermal limit, this pin will be pulled down to an intermediate level. This signal can be monitored by an external circuit to communicate that a thermal shutdown has occurred. If this pin is tied to another device in this family (NIS5232), a thermal shutdown of one device will cause both devices to disable their outputs. Both devices will turn on once the fault is removed for the auto-retry devices.

For the latching thermal device, the outputs will be enabled after the enable pin has been pulled to ground with an external switch and then allowed to go high or after the input power has been recycled. For the auto retry devices, both devices will restart as soon as the die temperature of the device in shutdown has been reduced to the lower thermal limit. The thermal options are listed in the ordering table.

Thermal Protection

The NIS545x includes an internal temperature sensing circuit that senses the temperature on the die of the power FET. If the temperature reaches 175° C, the device will shut down, and remove power from the load. Output power can be restored by either recycling the input power or toggling the enable pin. Power will automatically be reapplied to the load for auto-retry devices once the die temperature has been reduced by 45° C.

The thermal limit has been set high intentionally, to increase the trip time during high power transient events. It is not recommended to operate this device above 150°C for extended periods of time.









Figure 12. Enable/Fault Simplified Circuit

PACKAGE DIMENSIONS

WDFN10, 3x3, 0.5P CASE 522AA ISSUE A



NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.


CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION & APPLIES TO PLATED

TERMINAL AND IS MEASURED BETWEEN

0.15 AND 0.30mm FROM TERMINAL. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS				
DIM	MIN NOM MAX				
Α	0.70	0.75	0.80		
A1	0.00	0.03	0.05		
A3	0.20 REF				
b	0.18 0.24 0.30				
D	3.00 BSC				
D2	2.45	2.50	2.55		
Е	3.00 BSC				
E2	1.75 1.80 1.85		1.85		
е	0.50 BSC				
ĸ	0.19 TYP				
L	0.35	0.40	0.45		

SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns me rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor ."Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor hardles, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or un

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative