

# TPS65193

SLVS964A-JULY 2009-REVISED JULY 2010

# **Dual High-Voltage Scan Driver for TFT-LCD**


Check for Samples: TPS65193

## FEATURES

- Dual High-Voltage Scan Driver
- Scan Driver Output Charge Share
- High Output-Voltage Level: Up to 35 V
- Low Output-Voltage Level: Down to -28 V
- Logic-Level Inputs
- 24-Pin 4-mm × 4-mm QFN package

## DESCRIPTION

The TPS65193 is dual high-voltage scan driver to drive an amorphous-silicon-gate (ASG) circuit on TFT glass. Each single high-voltage scan driver receives logic-level inputs of CPVx and generates two high-voltage outputs of CKVx and CKVBx. The device receives a logic-level input of STV and generates a high-voltage output of STVP. These outputs are swings from Voff (–28 V) to Von (35 V) and are used to drive the ASG circuit and charge/discharge the capacitive loads of the TFT LCD. In order to reduce the power dissipation of the device, a charge-share function is implemented. The device features a discharge function, which shorts Voff to GND in order to shut down the panel faster when the LCD is turned off.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

 $\overline{\Lambda}\overline{\Lambda}$ 

## APPLICATIONS

 TFT LCD Using Amorphous Silicon Gate (ASG) Technology

## **TPS65193**

SLVS964A-JULY 2009-REVISED JULY 2010

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION<sup>(1)</sup>

T <sub>A</sub>	ORDERING P/N	PACKAGE	PACKAGE MARKING
–40°C to 85°C	TPS65193RGE	24-Pin 4-mm x 4-mm QFN	TPS65193

(1) The RGE package is available taped and reeled and shipped in quantities of 2500 devices per reel.

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

	VALUE	UNIT
Voltage on pins CPVx, STV	-0.3 to 5.5	V
Voltage on pins EN	-0.3 to 5.5	V
Input voltage on VON <sup>(2)</sup>	40	V
Input voltage on VOFF <sup>(2)</sup>	-30	V
Voltage on CKVx, CKVBx, CKVCSx, CKVBCSx	-30 to 40	V
VON-VOFF	62	V
Voltage on STVP	-30 to 40	V
Voltage on DISH	-3.6 to 5.5	V
ESD rating HBM	2	kV
ESD rating MM	200	V
ESD rating CDM	700	V
Continuous power dissipation	See Dissipation R	atings table
Operating junction temperature range	-40 to 150	°C
Storage temperature range	-65 to 150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

### **DISSIPATION RATINGS**

PACKAGE	$R_{ heta JA}$	T <sub>A</sub> ≤ 25°C POWER RATING	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
24-pin 4-mm x 4-mm QFN	88°C/W (Low-K board)	1.13 W	0.62 W	0.45 W

#### **RECOMMENDED OPERATING CONDITIONS**

		MIN	TYP MAX	UNIT
VON	Positive high-voltage range	15	35	V
VOFF	Negative low-voltage range	-28	-3	V
VON-VOFF	VON to VOFF voltage range		60	V
f <sub>CPV</sub>	CPV input frequency		150	kHz
T <sub>A</sub>	Operating ambient temperature	-40	85	°C
TJ	Operating junction temperature	-0	125	°C





## **ELECTRICAL CHARACTERISTICS**

VOFF = -10 V, VON = 30 V, EN = 3.3 V, T<sub>A</sub> =  $-40^{\circ}$ C to 85°C, typical values are at T<sub>A</sub> = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT					
	Quiescent current into VON	CPVx = GND, STV = 3.3 V	600		800	٨
I <sub>QIN</sub>	Quiescent current out of VOFF			120	200	μA
I <sub>SD</sub>	Shutdown current into VON	CPVx = GND, STV = 3.3 V EN = GND	520		800	μA
05	Shutdown current out of VOFF			260	400	·
UNDERV	OLTAGE LOCKOUT					
V	Linder veltage leakes it threshold on VON	VON rising	10		13	V
V <sub>UVLO</sub>	Undervoltage lockout threshold on VON	Hysteresis		250		mV
LOGIC S	IGNALS EN, CPVx, STV					
V <sub>IH</sub>	High-level input voltage of CPVx, STV, EN		2			V
V <sub>IL</sub>	Low-level input voltage of CPVx, STV, EN				0.5	V
OUTPUT	CKVx, CKVBx, STVP, CKVCSx	+ +				
17	Output high voltage of CKVx, CKVBx	1 10	VON - 0.3			V
V <sub>OH</sub>	Output high voltage of STVP	– I <sub>OH</sub> = 10 mA	VON - 0.8			V
17	Output low voltage of CKVx, CKVBx	1 10			VOFF + 0.2	V
V <sub>OL</sub>	Output low voltage of STVP	– I <sub>OL</sub> = –10 mA			VOFF + 0.4	V
R <sub>CHSH</sub>	Charge-sharing on-resistance	I <sub>CHSH</sub> = 10 mA		120		Ω
	RGING CIRCUIT					
R <sub>DSCHG</sub>	Discharging resistance	DISH = -2 V		1.5		kΩ
R <sub>BIAS</sub>	Resistance DISH to GND			100		kΩ
	DELAY					
V <sub>DLYREF</sub>	Reference voltage for comparator			2.9		V
IDLYREF	Delay charge current			15		μA
R <sub>DLY</sub>	Delay resistor		140	200	260	kΩ

**TPS65193** 

SLVS964A - JULY 2009 - REVISED JULY 2010

www.ti.com

STRUMENTS

XAS

# ELECTRICAL CHARACTERISTICS (continued)

VOFF = -10 V, VON = 30 V, EN = 3.3 V, T<sub>A</sub> =  $-40^{\circ}$ C to 85°C, typical values are at T<sub>A</sub> = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC CHA	RACTERISTICS					
Slew-	Slew rate, Slew- STVP		30	55		V/µs
Slew+	Slew rate, Slew+ STVP		20	35		Vμs
t <sub>pf</sub>	Propagation delay, t <sub>pf-STVP</sub>	Load = 4.7 nF (See Figure 1)		40	100	ns
t <sub>pr</sub>	Propagation delay, t <sub>pr-STVP</sub>			30	100	ns




Figure 1. Switching Characteristics of STVP



## **CKVx, CKVBx SWITCHING CHARACTERISTICS**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>csf</sub>	$t_{csf-CPVx\_CKVx}, t_{csf-CPVx\_CKVBx}$			80	150	ns
t <sub>csr</sub>	t <sub>csr-CPVx_CKVx</sub> , t <sub>csr-CPVx_CKVBx</sub>	$f_{CPVx} = 85 \text{ kHz}, \text{ STV} = \text{GND},$ See Figure 2, load = 4.7 nF,		80	150	ns
t <sub>f</sub>	t <sub>f-CPVx_CKVx</sub> , t <sub>f-CPVx_CKVBx</sub>	See Figure 2, ioad = 4.7 HF, $R_{CS1} = R_{BCS1} = R_{CS2} = R_{BCS2} = 50 \Omega$		40	100	ns
t <sub>r</sub>	t <sub>r-CPVx_CKVx</sub> , t <sub>r-CPVx_CKVBx</sub>			30	100	ns




Figure 2. Switching Characteristics of CKVx, CKVBx (STV = GND)

TPS65193 SLVS964A – JULY 2009 – REVISED JULY 2010

www.ti.com

STRUMENTS

XAS

## CKVx, CKVBx SWITCHING CHARACTERISTICS (Continued)

VOFF = -10 V, VON = 30 V, EN = 3.3 V, T<sub>A</sub> =  $-40^{\circ}$ C to  $85^{\circ}$ C, typical values are at T<sub>A</sub> =  $25^{\circ}$ C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Slew+	Slew+ <sub>CKVx</sub> , Slew+ <sub>CKVBx</sub>	$f_{CPVx}$ = 85 kHz, STV = 3.3 V, See Figure 3, load = 4.7 nF, R <sub>CSx</sub> = R <sub>BCSx</sub> = 50 $\Omega$	50	100		V/µs
Slew-	Slew- <sub>CKVx</sub> , Slew- <sub>CKVBx</sub>	$f_{CPVx}$ = 85 kHz, STV = 3.3 V, See Figure 3, load = 4.7 nF, $R_{CSx}$ = $R_{BCSx}$ = 50 $\Omega$	70	130		V/µs





Figure 3. CKVx, CKVBx Output Rise and Fall Times (STV = 3.3 V)



### **DEVICE INFORMATION**



Exposed thermal pad and NC pins are recommended to be connected with ground on the PCB for better thermal dissipation.

PIN I/O		I/O	DESCRIPTION
NAME	NO.		
CKV1	22	0	Output vertical-scan clock 1 for ASG
CKV2	6	0	Output vertical-scan clock 2 for ASG
CKVB1	1	0	Inverted-output vertical-scan clock 1 for ASG
CKVB2	3	0	Inverted-output vertical-scan clock 2 for ASG
CKVBCS1	24	Ι	Charge-share input for CKVB1
CKVBCS2	4	Ι	Charge-share input for CKVB2
CKVCS1	23	Ι	Charge-share input for CKV1
CKVCS2	5	Ι	Charge-share input for CKV2
CPV1	8	Ι	Input vertical-scan clock 1
CPV2	9	Ι	Input vertical-scan clock 2
DISH	15	Ι	VOFF discharge control
DLY	12	0	Connecting a capacitor from this pin to GND allows the setting of the start-up delay.
EN	11	Ι	Enable pin of device. When this pin is pulled high, the device starts up after a delay time set by DLY has passed.
GND	14, 21	-	Ground
NC	10, 13, 16, 17, 20	_	Not connected
STV	7	Ι	Input vertical-scan start signal
STVP	2	0	Output vertical-scan start signal
VOFF	18	Ι	Negative low-supply voltage
VON	19	Ι	Positive high-supply voltage
Thermal pad		-	Not connected

#### **PIN FUNCTIONS**


**INSTRUMENTS** 

Texas

## **TYPICAL CHARACTERISTICS**

## TABLE OF GRAPHS

		FIGURE
SYSTEM PERFORMANCE		L
Start up acqueres CK///	EN = HIGH after UVLO, C <sub>DLY</sub> = 10 nF, STV = LOW	Figure 4
Start-up sequence CKVx	EN = HIGH before UVLO, $C_{DLY}$ = 10 nF, STV = LOW	Figure 5
Chart un comunes CTV/D	EN = HIGH after UVLO, C <sub>DLY</sub> = 10 nF, CPVx = LOW	Figure 6
Start-up sequence STVP	EN = HIGH before UVLO, C <sub>DLY</sub> = 10 nF, CPVx = LOW	Figure 7
OUTPUT CKVx, CKVBx, and STVP		
Disc time / propagation dalow of CK//w	STV = HIGH, load = 4.7 nF	Figure 8
Rise time / propagation delay of CKVx	STV = LOW, load = 4.7 nF	Figure 9
Foll time / propagation dology of CV//y	STV = HIGH, load = 4.7 nF	Figure 10
Fall time / propagation delay of CKVx	STV = LOW, load = 4.7 nF	Figure 11
Rise time / propagation delay of STVP	CPV1 = LOW, load = 4.7 nF	Figure 12
Fall time / propagation delay of STVP	CPV1 = LOW, load = 4.7 nF	Figure 13
ST\/D output	CPV1 = HIGH	Figure 14
STVP output	CPV1 = LOW	Figure 15
	STV = HIGH	Figure 16
CKVx, CKVBx outputs	STV = LOW	Figure 17








Figure 5. Start-Up Sequence CKVx, EN = HIGH Before UVLO






Figure 8. Rise Time / Propagation Delay of CKVx, STV = HIGH

**TPS65193** 

TPS65193



SLVS964A-JULY 2009-REVISED JULY 2010




Figure 10. Fall Time / Propagation Delay of CKVx, STV = HIGH




Figure 11. Fall Time / Propagation Delay of CKVx, STV = LOW




Figure 12. Rise Time / Propagation Delay of STVP, CPV1 = LOW





Figure 13. Fall Time / Propagation Delay of STVP, CPV1 = LOW



TPS65193 SLVS964A-JULY 2009-REVISED JULY 2010

G012

G014







Figure 17. CKVx, CKVBx Outputs, STV = LOW

**NSTRUMENTS** 

**Texas** 

BLOCK DIAGRAM



#### DETAILED DESCRIPTION

### UNDERVOLTAGE LOCKOUT

The device has an undervoltage lockout feature to avoid improper operation of the device when input voltage VON is low. When VON is lower than 10 V, the device shuts down, and outputs CKVx, CKVBx, and STVP enter the high-impedance state.

### **INPUT SIGNALS**

The timing controller in the system provides input signals to the TPS65193. STV is the synchronous signal for picture frames, and its frequency depends on the frame rate. CPVx are the synchronous signals for horizontal lines, and their frequency depends on the frame rate and vertical resolution.

### OUTPUT SIGNALS

The STVP, CKVx, and CKVBx scan-driver outputs are generated with internal switches. Table 1 and Table 2 show the logic diagrams of the scan-driver outputs.

INF	OUTPUT			
STV	CPV1	STVP		
LOW	Don't care	VOFF		
HIGH	LOW	VON		
HIGH	HIGH	High impedance		

#### Table 2. CKVx, CKVBx, and Output Charge-Share Logic

IN	PUT	OUTPUT					
STV	CPVx	CKVx	CKVBx	CHARGE SHARE			
LOW	LOW	High impedance	High impedance	Enable			
LOW	Rising edge	Toggle state	Toggle state	Disable			
LOW	HIGH	Previous state	Previous state	Disable			
HIGH	LOW	VOFF	VON	Disable			
HIGH	HIGH	VON	VOFF	Disable			

#### **OUTPUT CHARGE SHARE**

Power dissipation can be reduced by the output charge share. Figure 18 shows the current flows when the charge share is enabled. CKVCSx and CKVBCSx are charge-share inputs. When the charge share is enabled, the charge that is in the capacitor of the positive voltage line is transferred to the capacitor of the negative voltage line. Charge-sharing resistors RCSx and RBCSx reduce the peak current into the charge-share inputs, CKVCSx and CKVBCSx, during the output charge share. These resistors also control the slope of the output charge-share waveform. The smaller RCSx and RBCSx, the bigger the peak current into the charge-share inputs and the steeper the slope of output charge-share waveform. The power dissipation in charge-sharing resistors should be taken into consideration. With 0603 size resistors, the power rating of two in parallel is good for most applications.




Figure 18. Single-Scan Driver Block Diagram

### **START-UP SEQUENCE (EN, DLY)**

The TPS65193 has adjustable start-up sequencing that is set by EN and DLY. When VON is below the UVLO threshold, all outputs are at high impedance. When EN is pulled LOW after the UVLO threshold is reached, all

TPS65193 SLVS964A – JULY 2009–REVISED JULY 2010



www.ti.com

(2)

outputs follow VOFF. Pulling EN high enables the device after a delay time set by the capacitor connected to DLY, and the delay time starts with EN = HIGH. If EN is pulled high before the UVLO threshold is reached, the delay starts when VON reaches the UVLO threshold. Pulling EN low disables the device and outputs CKVx, CKVBx, and STVP follow VOFF as long as VON is higher than the UVLO threshold. For the typical start-up sequence, see Figure 19 and Figure 20.

## SETTING THE DELAY TIME (DLY)

Connecting an external capacitor to the DLY pin sets the delay time. If no delay time is required, the DLY pin can be left floating. The external capacitor is charged with a constant-current source of typically 15  $\mu$ A. The delay time is terminated when the capacitor voltage reaches the internal reference voltage of 2.9 V, and the final DLY voltage on an external capacitor is maximum 8 V.The voltage rating of the external capacitor must be higher than 8 V.


The external delay capacitor is calculated using the following formula:

Course	_ Delay time	_ Delay time
CDLY	R <sub>DLY</sub>	$200  k\Omega$

Example for setting a delay time of 10 ms:

$$C_{DLY} = \frac{10 \text{ ms}}{200 \text{ k}\Omega} = 50 \text{ nF} \approx 47 \text{ nF}$$








TPS65193 SLVS964A – JULY 2009 – REVISED JULY 2010

16





www.ti.com



#### TIMING DIAGRAM OF SCAN DRIVER

Figure 21 shows the typical timing diagram of the TPS65193.




Figure 21. Scan Driver Timing Diagram


#### SUPPLY VOLTAGE, VON and VOFF

The TPS65193 drives the capacitive load. The high peak currents should be supplied from VON on the rising edges of the outputs and VOFF on the falling edges of the outputs, respectively. Bypass capacitors of 1  $\mu$ F must be placed as close as possible on both VON and VOFF supplies. Depending on the peak current that the TPS65193 must deliver, the bypass capacitor can be bigger than 1  $\mu$ F.

#### **VOFF DISCHARGE**

DISH controls the VOFF discharging time during the system power off. Figure 22 shows a typical application for VOFF discharge. DISH is connected to the system logic voltage through a capacitor. During power off, the system logic voltage falls, and the voltage on DISH falls below ground level. An internal switch turns on when DISH is below -0.6 V and VOFF is connected to ground through 1 k $\Omega$ , which helps VOFF discharge. A 1- $\mu$ F DISH capacitor is good for most applications. Figure 23 shows the typical power-off sequence of VOFF discharging. VOFF discharge can be disabled by connecting DISH to GND directly.










Figure 23. Power-Off Sequence of VOFF Discharge



## **TYPICAL APPLICATION**





Figure 24. Typical Application With VOFF Discharge Enabled





S0421-01

Figure 25. Typical Application With VOFF Discharge Disabled



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65193RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65193	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **RGE0024F**



# **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
  Reference JEDEC registration MO-220.




# RGE0024F

# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

6. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.




# RGE0024F

# **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated