

**ARF463A(G)**  
**ARF463B(G)**

\*G Denotes RoHS Compliant. Pb Free Terminal Finish.

Common  
Source

**125V 100W 100MHz**

## RF POWER MOSFETs

### N-CHANNEL ENHANCEMENT MODE

The ARF463A and ARF463B comprise a symmetric pair of common source RF power transistors designed for push-pull scientific, commercial, medical and industrial RF power amplifier applications up to 100 MHz. They have been optimized for both linear and high efficiency classes of operation.

- Specified 125 Volt, 81.36 MHz Characteristics:
- Output Power = 100 Watts.
- Gain = 15dB (Class AB)
- Efficiency = 75% (Class C)
- Low Cost Common Source RF Package.
- Low V<sub>th</sub> thermal coefficient.
- Low Thermal Resistance.
- Optimized SOA for Superior Ruggedness.

#### MAXIMUM RATINGS

All Ratings: T<sub>C</sub> = 25°C unless otherwise specified.

Symbol	Parameter	ARF463A/B(G)	UNIT
V <sub>DSS</sub>	Drain-Source Voltage	500	Volts
I <sub>D</sub>	Continuous Drain Current @ T <sub>C</sub> = 25°C	9	Amps
V <sub>GS</sub>	Gate-Source Voltage	±30	Volts
P <sub>D</sub>	Total Power Dissipation @ T <sub>C</sub> = 25°C	180	Watts
R <sub>θJC</sub>	Junction to Case	0.70	°C/W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	-55 to 150	°C
T <sub>L</sub>	Lead Temperature: 0.063" from Case for 10 Sec.	300	

#### STATIC ELECTRICAL CHARACTERISTICS

Symbol	Characteristic / Test Conditions	MIN	TYP	MAX	UNIT
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage (V <sub>GS</sub> = 0V, I <sub>D</sub> = 250 μA)	500			Volts
V <sub>DS(ON)</sub>	On State Drain Voltage ① (I <sub>D(ON)</sub> = 4.5A, V <sub>GS</sub> = 10V)			5.0	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>DS</sub> = V <sub>DSS</sub> , V <sub>GS</sub> = 0V)			25	μA
	Zero Gate Voltage Drain Current (V <sub>DS</sub> = 0.8 V <sub>DSS</sub> , V <sub>GS</sub> = 0V, T <sub>C</sub> = 125°C)			250	
I <sub>GSS</sub>	Gate-Source Leakage Current (V <sub>GS</sub> = ±30V, V <sub>DS</sub> = 0V)			±100	nA
g <sub>f</sub>	Forward Transconductance (V <sub>DS</sub> = 25V, I <sub>D</sub> = 4.5A)	4	6		mhos
V <sub>GS(TH)</sub>	Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 50mA)	3		5	Volts

CAUTION: These Devices are Sensitive to Electrostatic Discharge. Proper Handling Procedures Should Be Followed.

APT Website - <http://www.advancedpower.com>

## DYNAMIC CHARACTERISTICS

ARF463A/B(G)

Symbol	Characteristic	Test Conditions	MIN	TYP	MAX	UNIT
$C_{iss}$	Input Capacitance	$V_{GS} = 0V$ $V_{DS} = 50V$ $f = 1\text{ MHz}$		1200	1600	pF
$C_{oss}$	Output Capacitance			140	200	
$C_{rss}$	Reverse Transfer Capacitance			9	12	
$t_{d(on)}$	Turn-on Delay Time	$V_{GS} = 15V$ $V_{DD} = 0.5 V_{DSS}$ $I_D = I_{D[\text{Cont.}]} @ 25^\circ\text{C}$ $R_G = 1.6\Omega$		5.1	10	ns
$t_r$	Rise Time			4.1	8	
$t_{d(off)}$	Turn-off Delay Time			12.8	20	
$t_f$	Fall Time			4	8	

## FUNCTIONAL CHARACTERISTICS

Symbol	Characteristic	Test Conditions	MIN	TYP	MAX	UNIT
$G_{PS}$	Common Source Amplifier Power Gain	$f = 81.36\text{ MHz}$ $I_{dq} = 50\text{mA}$ $V_{DD} = 125\text{V}$ $P_{out} = 100\text{W}$	13	15		dB
$\eta$	Drain Efficiency		60	65		%
$\Psi$	Electrical Ruggedness VSWR 10:1		No Degradation in Output Power			

①Pulse Test: Pulse width < 380  $\mu\text{s}$ , Duty Cycle < 2%

APT Reserves the right to change, without notice, the specifications and information contained herein.





Figure 2, Typical Capacitance vs. Drain-to-Source Voltage




Figure 3, Typical Transfer Characteristics




Figure 4, Typical Maximum Safe Operating Area

### ARF463A/B(G)




Figure 5, Typical Threshold Voltage vs Temperature




Figure 6, Typical Output Characteristics




Figure 9a, Typical Maximum Effective Transient Thermal Impedance, Junction-To-Case vs Pulse Duration




Figure 9b, TRANSIENT THERMAL IMPEDANCE MODEL


Table 1 - Typical Class AB Large Signal Input - Output Impedance

Freq. (MHz)	Z <sub>in</sub> ( $\Omega$ )	Z <sub>OL</sub> ( $\Omega$ )
2.0	24 - j 5.0	55 - j 4.8
13.5	7.8 - j 11	41 - j 24
27	2.1 - j 6.4	23 - j 26.2
40	.74 - j 3.3	13.6 - j 22
65	.30 + j .42	6.1 - j 14.2
80	.46 + j 2.0	4.2 - j 10.7
100	.87 + j 3.7	2.7 - j 7.1

Z<sub>in</sub> - Gate shunted with 25 $\Omega$   $\square$

Z<sub>OL</sub> - Conjugate of optimum load for 100 Watts output at V<sub>dd</sub> = 125V

I<sub>DQ</sub> = 50mA



81.36 MHz Test Circuit

C1 -- 820pF Unelco mounted at gate lead  
 C2-C5 -- Arco 463 Mica trimmer  
 C5-C8 -- 10nF 500V COG chip  
 L1 -- 3t #18 .3" ID .25" L ~50nH  
 L2 -- 3t #16 AWG .25" ID .3" L ~58nH  
 L3 -- 10t #18 AWG .25 ID ~470nH  
 L4 -- VK200-4B ferrite choke ~3uH  
 R1-R2 -- 50 Ohm 1/2W Carbon  
 DUT = ARF463A/B

