

1.0 A LED Flash Driver with I 2 C-Compatible Interface

Data Sheet **ADP1649**

FEATURES

APPLICATIONS

Camera enabled cellular phones and smart phones Digital still cameras, camcorders, and PDAs

GENERAL DESCRIPTION

The [ADP1649](http://www.analog.com/ADP1649) is a very compact, highly efficient, single white LED flash driver for high resolution camera phones that improves picture and video quality in low light environments. The device integrates a programmable 1.5 MHz or 3 MHz synchronous inductive boost converter, an I²C-compatible interface, and a 1000 mA current source. The high switching frequency enables the use of a tiny, 1 mm high, low cost, 1 μ H power inductor, and the current source permits LED cathode grounding for thermally enhanced, low EMI, and compact layouts.

The LED driver maximizes efficiency over the entire battery voltage range to maximize the input power-to-LED power conversion and to minimize battery current draw during flash

[Rev. 0](http://www.analog.com/ADP1649)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other **rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

events. A programmable dc battery current limit safely maximizes LED current for all LED V_F and battery voltage conditions.

Two independent TxMASK inputs permit the flash LED current and battery current to reduce quickly during a power amplifier current burst. The I^2C -compatible interface enables the programmability of timers, currents, and status bit readback for monitoring the operation and for safety control.

The [ADP1649](http://www.analog.com/ADP1649) is available in a compact 12-ball, 0.5 mm pitch WLCSP package, and operates within specification over the full −40°C to +125°C junction temperature range.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2012 Analog Devices, Inc. All rights reserved.

ADP1649

TABLE OF CONTENTS

REVISION HISTORY

7/12-Revision 0: Initial Version

SPECIFICATIONS

 V_{IN}^{-1} V_{IN}^{-1} V_{IN}^{-1} = 3.6 V, T_J = –40°C to +125°C for minimum/maximum specifications, and T_A = 25°C for typical specifications, unless otherwise noted.

¹ V_{IN} is the input voltage to the circuit.
² All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC).
³ V_{SW} is the voltage on the SW switch pin.

RECOMMENDED SPECIFICATIONS: INPUT AND OUTPUT CAPACITANCE AND INDUCTANCE

I ²C-COMPATIBLE INTERFACE TIMING SPECIFICATIONS

¹ Guaranteed by design.
² C_B is the total capacitance of one bus line in picofarads.

Timing Diagram

Figure 3. PC-Compatible Interface Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 4.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL DATA

Exceeding the junction temperature limits may damage the [ADP1649.](http://www.analog.com/ADP1649) Monitoring T_A does not guarantee that T_J is within the specified temperature limits. In applications with high power dissipation and poor thermal resistance, the maximum T_A may need to be derated. In applications with moderate power dissipation and low printed circuit board (PCB) thermal resistance, the maximum T_A can exceed the maximum limit as long as the T_J is within specification limits. T_I of the device is dependent on the T_A , the power dissipation (PD) of the device, and the junctionto-ambient thermal resistance (θ_{IA}) of the package. Maximum T_I is calculated from T_A and PD using the following formula:

$$
T_j = T_A + (PD \times \theta_{JA})
$$

THERMAL RESISTANCE

 θ_{IA} of the package is based on modeling and calculation using a 4-layer board. θ_{IA} is highly dependent on the application and board layout. In applications where high maximum power dissipation exists, attention to thermal board design is required. The value of θ_{IA} may vary, depending on PCB material, layout, and environmental conditions. The specified value of θ_{IA} is based on a 4-layer, 4 in \times 3 in, 2½ oz copper board, per JEDEC standards. For more information, see th[e AN-617](http://www.analog.com/an617) [Application](http://www.analog.com/an617) [Note,](http://www.analog.com/an617) MicroCSP™ Wafer Level Chip Scale Package.

 θ_{IA} is specified for a device mounted on a JEDEC 2s2p PCB.

Table 5. Thermal Resistance

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 4. Pin Configuration

10779-004

Table 6. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 5. Start-Up Flash Mode, $V_{IN} = 3.6$ V, $I_{LED} = 1000$ mA

Figure 6. Start-Up Torch Mode, $V_{IN} = 3.6$ V, $I_{LED} = 100$ mA

Figure 8. Switching Waveforms, Flash Mode, $I_{LED} = 1000 \text{ mA}$

Figure 10. Entry into TxMASK1 Mode

Data Sheet **ADP1649**

Figure 12. Switching Frequency vs. Supply Voltage (3 MHz Mode)

Figure 17. ADC Die Temperature Mode Transfer Characteristic

Figure 19. ADC LED V_F Mode, Code 1000, Midpoint vs. Temperature

Figure 20. ADC External Voltage Mode, Code 1000, Midpoint vs. Temperature

Figure 22. LED Current Error vs. Temperature, $I_{LED} = 1000$ mA

THEORY OF OPERATION

The [ADP1649](http://www.analog.com/ADP1649) is a high power, I²C programmable, white LED driver ideal for driving white LEDs for use as a camera flash. The [ADP1649](http://www.analog.com/ADP1649) includes a boost converter and a current regulator suitable for powering one high power white LED.

WHITE LED DRIVER

The [ADP1649](http://www.analog.com/ADP1649) drives a synchronous 3 MHz boost converter as required to power the high power LED. If the sum of the LED forward voltage and current regulator voltage is higher than the battery voltage, the boost turns on. If the battery voltage is higher than the sum of the LED V_F and current regulator voltage, the boost is disabled and the part operates in pass through mode. The [ADP1649](http://www.analog.com/ADP1649) uses an integrated PFET high-side current regulator for accurate brightness control.

MODES OF OPERATION

After the enable pin is high, the device can be set into the four modes of operation using the LED_MOD bits in Register 0x04, via the I²C-compatible interface.

Table 7. LED_MOD Bit Settings, I²C-Compatible Interface

Figure 23. Detailed Block Diagram

ADP1649 Data Sheet

ASSIST LIGHT

The assist light mode provides a continuous current that is programmable from 25 mA to 200 mA. Set the assist light current using the I_TOR bits (in Register 0x03).

To enable assist, set LED_MOD to assist light mode and set OUTPUT $EN = 1$ (in Register 0x04). Disable assist light mode by setting LED_MOD to standby mode or setting OUTPUT_EN = 0.

FLASH MODE

Flash mode provides 300 mA to 1 A for a programmable time of up to 1.6 seconds. Set the flash current using the I_FL bits (in Register 0x03) and the maximum flash duration with the FL_TIM bits (in Register 0x02). To enable flash mode, set LED_MOD to flash mode and set OUTPUT_EN = 1. Enable flash without the STROBE pin by setting STR_MODE (in Register 0x04) to 0 (software strobe).

When STR_MODE is in hardware strobe mode, setting the STROBE pin high enables flash and synchronizes it to the image sensor. Hardware strobe mode has two modes for timeout: level sensitive ($STR_LV = 1$, Register 0x04) and edge sensitive $(STR_LV = 0$, Register 0x04).

Figure 25. Flash Operation: Level Sensitive Mode

In level sensitive mode, the duration of the STROBE pin set to high sets the duration of the flash up to the maximum time indicated by the FL_TIM timeout. If STROBE remains high longer than the duration set by FL_TIM, a timeout fault disables the flash.

In edge sensitive mode, a positive edge on the STROBE pin enables the flash, and the FL_TIM bits set the flash duration.

ASSIST TO FLASH OPERATION

The STR_POL bit in Register 0x07 changes the default enable of the STROBE pin from low to high and from high to low. Additional image sensor specific assist/flash enable modes are included in the device, and information on these modes is available by request from the Analog Devices, Inc., sales team.

TORCH MODE

Set the assist/torch light current modes using the I_TOR bits. To enable torch mode using a logic signal, set LED_MOD to standby mode, set $OUTPUT_EN = 1$, and bring GPIO1 high. Disable the external torch mode by setting GPIO1 low or programming OUTPUT_EN = 0. Bringing GPIO1 low during torch mode automatically sets OUTPUT_EN = 0. To reenable torch mode, program OUTPUT_EN = 1 and bring GPIO high again.

TORCH TO FLASH MODE

The driver can move directly from external torch mode (using GPIO1) to flash mode by bringing the STROBE pin high before bringing the GPIO1 pin (set for the torch mode) low. Bringing torch low before the STROBE pin goes high prevents the flash from firing when the STROBE pin goes high.

The [ADP1649](http://www.analog.com/ADP1649) returns to standby mode after a successful flash and sets OUTPUT $EN = 0$.

Figure 29. Enabling Flash Mode from External Torch Mode

TxMASK OPERATION

When th[e ADP1649](http://www.analog.com/ADP1649) is in flash mode, the TxMASK1 and the TxMASK2 functions reduce the battery load in response to the system enabling a power amplifier. The device remains in flash mode, but the LED driver output current reduces to the programmed TxMASK light level in less than 21 µs.

Figure 30. TxMASK1 Operation During Flash (Level Sensitive) Mode

The device selects the TxMASK1 or TxMASK2 current level based on whether the TxMASK1 or TxMASK2 input is used. Anytime TxMASK1 or TxMASK2 is brought high during a flash event, a flag is set in the fault information register. To avoid overshoots on the battery current, when the TxMASK signal goes low again, the LED current returns to the full flash level in a controlled manner. If both TxMASK inputs are set high simultaneously, the TxMASK1 current level is used.

FREQUENCY FOLDBACK

Frequency foldback is an optional mode that optimizes efficiency by reducing the switching frequency to 1.5 MHz when VIN is slightly less than VOUT. Enable frequency foldback by setting FREQ FB = 1 in Register 0x04.

INDICATOR LED DRIVER

The indicator LED driver on GPIO2 provides a programmable current source of between 2.75 mA and 11 mA for driving a red privacy LED; the I_ILED bits in Register 0x07 program the current level. The circuit consists of a programmable current source and a monitoring circuit that uses comparators to determine whether the indicator LED is short circuit or open circuit. The threshold for detection of a short circuit is 1.2 V (maximum), and for an open circuit, the threshold is 2.45 V (minimum). The indicator LED must not be used at the same time as a flash or an assist/ torch event.

LOW BATTERY LED CURRENT FOLDBACK

As the battery discharges, the lower battery voltage results in higher peak currents through the battery ESR, which may cause early shutdown of the phone. Th[e ADP1649](http://www.analog.com/ADP1649) features an optional low battery detection option that reduces the flash current (to a programmable level) when the battery voltage falls below a programmable level. Set V_VB_LO = 000 to disable the low battery current foldback (see [Table 8](#page-13-1) for details).

Figure 31. Register 0x09 Sets the Battery Voltage Threshold Level and the Reduced LED Current Level

Table 8. V_{DD} Level at Which the V_{BAT} Low Function Is Enabled

PROGRAMMABLE BATTERY DC CURRENT LIMIT

The [ADP1649](http://www.analog.com/ADP1649) has four optional programmable input dc current limits that limit the maximum input battery current over all conditions. This allows use of higher LED currents in a system with significant variation in LED forward voltage (V_F) and supply battery voltage without risk of exceeding the current allocated to the flash.

During startup of the flash, if the battery current does not reach the dc current limit, the LED current is set to the current value of the I_FL bits. If the battery current reaches the programmed dc current limit on startup, the LED current does not increase further. The dc current limit flag is set in the fault information register. The I_FL bits in Register 0x03 are set to the automatically reduced current-limit LED current and are available for readback.

Figure 32. DC Current-Limit Operation in a Low Battery, High LED V_F Case

The camera system shown in [Figure 33](#page-13-2) can adjust the image sensor settings based on the known reduced LED current for a low battery and a high V_F LED.

Figure 33. Use of the DC Current Limit in an Optimized Camera System

ANALOG-TO-DIGITAL CONVERTER OPERATION

The internal 4-bit analog-to-digital converter (ADC) is configurable to measure the LED V_F , the integrated circuit (IC) die temperature, or to measure an external voltage using the GPIO2 pin. Read the 4-bit resolution output code from Register 0x08 using the I^2C interface.

Figure 34. Available ADC Modes

The ADC can perform the conversion immediately on an $I²C$ command or it can delay the conversion until the next time the [ADP1649](http://www.analog.com/ADP1649) exits an active mode. Delayed conversion can be useful, for example, for measuring the IC temperature at the end of a timed flash period.

To set up a delayed conversion, set ADC_EN to the required mode while OUTPUT_EN = 0. Next, set the [ADP1649](http://www.analog.com/ADP1649) to the desired output mode (torch, flash assist light, or 5 V output) and set OUTPUT $EN = 1$. The ADC conversion is performed when the [ADP1649](http://www.analog.com/ADP1649) exits the chosen mode.

To perform an immediate conversion, set ADC_EN to the required mode during [ADP1649](http://www.analog.com/ADP1649) operation (OUTPUT_EN = 1). Note that an ADC conversion cannot be performed when the [ADP1649](http://www.analog.com/ADP1649) is idle. This is interpreted as an attempt to set up a delayed conversion.

LED VF Mode

The ADC can measure the LED V_F in both flash and assist/torch modes. In torch mode, set ADC_EN = 01 to begin a conversion. The value can be read back from the ADC_VAL[5:2] bits 1 ms after the conversion has started. Assist/torch mode, rather than flash mode, is best in the handset production test to verify the LED_{VF}.

Figure 35. ADC Timing for All Modes Except V_F Measurement in Flash Mode

In flash mode, set ADC_EN = 01 . The conversion occurs immediately before the timeout; therefore, the FL_TIM bits set when the ADC sample occurs. This allows the V_F to settle from the initial peak as the junction temperature of the LED stabilizes. An LED temperature vs. flash time profile for the handset PCB design can be generated during the design phase by varying the FL_TIM bits from the lowest to the highest setting and collecting a V_F sample on each flash.

Die Temperature Mode

The ADC measures the IC die temperature and provides the result to the I²C interface. This is useful during the design phase of the flash system to optimize PCB layout for the best thermal design.

Write ADC_EN = 10 to begin a die temperature measurement. The value can be read back from the ADC_VAL[5:2] bits 1 ms after the conversion has started. The most stable and accurate value of the die temperature is available at the end of the flash pulse.

External Voltage Mode

The ADC measures the voltage on the GPIO2 pin when the GPIO2 is configured as an ADC input by setting IO2_CFG = 11. One example is using an external temperature dependent resistor to create a voltage based on the temperature of the flash LED. The EN line can be used for biasing to reduce leakage current when the flash is not being used.

5 V OUTPUT OPERATION

The [ADP1649](http://www.analog.com/ADP1649) can be used as a 5 V boost to supply up to 500 mA for an audio voltage rail or keypad LED driver voltage. To move into voltage regulation mode, the OUTPUT_EN bit must be set to 0. To enable the 5 V output, set $LED_MOD[1:0] = 01$, and set OUTPUT_EN = 1. The [ADP1649](http://www.analog.com/ADP1649) sets the VOUT pin to 5 V and disconnects VOUT from LED_OUT. The VOUT pin is connected to the SW node when th[e ADP1649 i](http://www.analog.com/ADP1649)s not enabled. Do not connect VOUT directly to a positive external voltage source because this causes current to flow from VOUT to the battery.

Figure 37. Voltage Regulation Mode: LED Driver Application

Figure 38. Voltage Regulation Mode: Class-D Audio Application

SAFETY FEATURES

For critical fault conditions, such as output overvoltage, flash timeout, LED output short-circuit, and overtemperature conditions, th[e ADP1649](http://www.analog.com/ADP1649) has built-in protection modes. If a critical fault occurs, OUTPUT_EN (Register 0x04) is set to 0, and the driver shuts down. The appropriate fault bit is set in the fault information register (Register 0x05). The processor can read the fault information register through the I²C interface to determine the nature of the fault condition. When the fault register is read, the corresponding fault bit is cleared.

If a noncritical event such as an indicator LED open-circuit, short-circuit, TxMASK1, or TxMASK2 event occurs, or if the dc or soft inductor current limit is reached, the LED driver continues operating. The corresponding information bits are set in the fault information register until the processor reads them.

SHORT-CIRCUIT FAULT

When the flash driver is disabled, the high-side current regulator disconnects the dc path between the battery and the LED, protecting the system from an LED short circuit. The LED_OUT pin features short-circuit protection that monitors the LED voltage when the LED driver is enabled. If the LED_OUT pin remains below the short-circuit detection threshold, a short circuit is detected. Bit 6 of the fault information register is set high. Th[e ADP1649](http://www.analog.com/ADP1649) remains disabled until the processor clears the fault register.

OVERVOLTAGE FAULT

The [ADP1649](http://www.analog.com/ADP1649) contains a comparator at the VOUT pin that monitors the voltage between VOUT and GND. If the voltage exceeds 5.5 V (typical), the [ADP1649](http://www.analog.com/ADP1649) shuts down. Bit 7 in the fault information register is read back as high. The [ADP1649](http://www.analog.com/ADP1649) is disabled until the fault is cleared, ensuring protection against an open circuit.

DYNAMIC OVERVOLTAGE MODE (DOVP)

Dynamic OVP mode is a programmable feature that limits the VOUT voltage exceeding the OVP level while maintaining as much current as possible through the LED. This mode prevents an overvoltage fault in the case of a much higher than expected LED forward voltage. If the LED forward voltage reduces due to the LED temperature rising, th[e ADP1649](http://www.analog.com/ADP1649) moves out of DOVP mode and regulates the LED at the programmed current level. Set Bit 7 of Register 0x07 high to enable the DOVP mode.

TIMEOUT FAULT

When the external strobe mode is enabled (Register 0x04, Bit 2) and the strobe enable bit is set to the level sensitive mode (Register 0x04, Bit 5), then, if the STROBE pin remains high for longer than the programmed timeout period, the timeout fault bit (Register 0x05, Bit 4) is read back as high. Th[e ADP1649](http://www.analog.com/ADP1649) remains disabled until the processor clears the fault register.

OVERTEMPERATURE FAULT

When the junction temperature of the [ADP1649](http://www.analog.com/ADP1649) rises above 150°C, a thermal protection circuit shuts down the device. Bit 5 of the fault information register is set high. Th[e ADP1649](http://www.analog.com/ADP1649) remains disabled until the processor clears the fault register.

INDICATOR LED FAULT

The GPIO2 pin features open-circuit and short-circuit protection in the indicator LED mode. If a short circuit or open circuit occurs, Bit 2 of the fault information register is set high. The indicator LED regulator ensures that no damage occurs to the IC during a fault.

CURRENT LIMIT

The internal switch limits battery current by ensuring that the peak inductor current does not exceed the programmed limit (Bit 6 and Bit 7 in Register 0x04 set the current limit). The default mode of the [ADP1649](http://www.analog.com/ADP1649) is soft current-limit mode. If the peak inductor current limit is reached, Bit 1 of the fault information register is set, and the inductor and LED current cannot increase further although the [ADP1649](http://www.analog.com/ADP1649) continues to operate. If the [ADP1649](http://www.analog.com/ADP1649) has soft current limit disabled and the peak inductor current exceeds the limit, the device shuts down and Bit 1 of the fault information register is set high. In this case, the [ADP1649](http://www.analog.com/ADP1649) remains disabled until the processor clears the fault register.

INPUT UNDERVOLTAGE

The [ADP1649](http://www.analog.com/ADP1649) includes a battery undervoltage lockout circuit. During 5 V or LED operation, the battery voltage dropping below the 2.4 V (typical) input UVLO threshold shuts down the [ADP1649.](http://www.analog.com/ADP1649) A power-on reset circuit resets the registers to their default conditions when the voltage rises above the UVLO rising threshold.

SOFT START

The [ADP1649](http://www.analog.com/ADP1649) has a soft start mode that controls the rate of increase of battery current at startup by digitally controlling the output current ramp. The maximum soft start time is 0.6 ms.

RESET USING THE ENABLE (EN) PIN

A low to high transition on the EN pin resets all registers to their default values. Bringing EN low reduces the I_0 to 0.2 μ A (typical).

CLEARING FAULTS

The information bits and faults in Register 0x05 automatically clear when the processor reads the fault register.

I²C INTERFACE

The [ADP1649](http://www.analog.com/ADP1649) includes an I²C-compatible serial interface for control of the LED current, as well as for readback of the system status registers. The I^2C chip address is 0x30 (0x60 in write mode and 0x61 in read mode). Additional I²C addresses are available on request.

[Figure 39](#page-17-1) illustrates the I^2C write sequence to a single register. The subaddress content selects which of the nine [ADP1649](http://www.analog.com/ADP1649) registers is written to. Th[e ADP1649](http://www.analog.com/ADP1649) sends an acknowledgment to the master after the 8-bit data byte has been written. [Figure 40](#page-17-2) shows the I²C read sequence of a single register. See the I²C [Register Map](#page-18-0) section for a list of register definitions.

Figure 40. I²C Single Register Read Sequence

I²C REGISTER MAP

The lowest bit number (0) represents the least significant bit, the highest bit number (7) represents the most significant bit, and R/W indicates whether the bit is read only (R), write only (W), or both read and write (R/W).

Table 12. Current Set Register (Register 0x03)

Table 13. Output Mode Register (Register 0x04)

Table 14. Fault Information Register (Register 0x05)

Table 15. Input Control Register (Register 0x06)

Table 16. Additional Mode Register, AD_MOD (Register 0x07)

Table 17. Additional Mode Register, ADC (Register 0x08)

Table 18. Battery Low Mode Register (Register 0x09)

APPLICATIONS INFORMATION **EXTERNAL COMPONENT SELECTION**

Selecting the Inductor

The [ADP1649](http://www.analog.com/ADP1649) boost converter increases the battery voltage to allow driving of one LED, whose voltage drop is higher than the battery voltage plus the current source headroom voltage. This allows the converter to regulate the LED current over the entire battery voltage range and with a wide variation of LED forward voltage.

The inductor saturation current should be greater than the sum of the dc input current and half of the inductor ripple current. A reduction in the effective inductance due to saturation increases the inductor current ripple. [Table 19](#page-24-2) provides a list of recommended inductors.

Selecting the Input Capacitor

The [ADP1649](http://www.analog.com/ADP1649) requires an input bypass capacitor to supply transient currents while maintaining constant input and output voltages. The input capacitor carries the input ripple current, allowing the input power source to supply only the dc current. Increased input capacitance reduces the amplitude of the switching frequency ripple on the battery. Due to the dc bias characteristics of ceramic capacitors, the use of a 0603, 6.3 V, X5R/X7R, 10 µF ceramic capacitor is preferable. Higher value input capacitors help to reduce the input voltage ripple and improve transient response.

To minimize supply noise, place the input capacitor as close to the VIN pin of the [ADP1649](http://www.analog.com/ADP1649) as possible. A low ESR capacitor is required. [Table 20](#page-24-3) provides a list of suggested input capacitors.

Selecting the Output Capacitor

The output capacitor maintains the output voltage and supplies the LED current during the period when the NFET power switch is on. The output capacitor also stabilizes the loop. The recommended output capacitor is a 10 µF, 6.3 V, X5R/X7R ceramic capacitor with low ESR.

Note that dc bias characterization data is available from capacitor manufacturers and should be taken into account when selecting input and output capacitors. The 6.3 V capacitors are best for most designs. [Table 21](#page-24-4) provides a list of recommended output capacitors.

Higher output capacitor values reduce the output voltage ripple and improve load transient response. When choosing this value, it is also important to account for the loss of capacitance caused by output voltage dc bias.

Ceramic capacitors have a variety of dielectrics, each with different behavior over temperature and applied voltage. Capacitors must have a dielectric that ensures the minimum capacitance over the necessary temperature range and dc bias conditions. X5R or X7R dielectrics with a voltage rating of 6.3 V or 10 V are recommended for best performance. Y5V and Z5U dielectrics are not recommended for use with any dc-to-dc converter because of their poor temperature and dc bias characteristics.

Table 19. Suggested Inductors

Table 20. Suggested Input Capacitors

Table 21. Suggested Output Capacitors

The worst-case capacitance accounting for capacitor variation over temperature, component tolerance, and voltage is calculated using the following equation:

$$
C_{EFF} = C_{OUT} \times (1 - TEMPCO) \times (1 - TOL)
$$

where:

 $C_{\rm{EFF}}$ is the effective capacitance at the operating voltage. TEMPCO is the worst-case capacitor temperature coefficient. TOL is the worst-case component tolerance.

In this example, the 10 μF X5R capacitor has the following characteristics:

- TEMPCO from −40°C to +85°C is 15%.
- TOL is 10%.
- C_{OUT} at VOUT (max) = 5 V, is 3 μ F, as shown in Figure 41.

Figure 41. DC Bias Characteristic of a 6.3 V, 10 μF Ceramic Capacitor

Substituting these values in the equation yields

 C_{EFF} = 3 μ F × (1 – 0.15) × (1 – 0.1) = 2.3 μ F

The effective capacitance needed for stability, which includes temperature and dc bias effects, is 3.0 μF.

PCB LAYOUT

Poor layout can affect performance, causing electromagnetic interference (EMI) and electromagnetic compatibility (EMC) problems, ground bounce, and power losses. Poor layout can also affect regulation and stability[. Figure 42 s](#page-26-1)hows an optimized layout implemented using the following guidelines:

- Place the inductor, input capacitor, and output capacitor close to the IC using short tracks. These components carry high switching frequencies and large currents.
- Route the trace from the inductor to the SW pin, providing as wide a trace as possible. The easiest path is through the center of the output capacitor.
- Route the LED_OUT path away from the inductor and the SW node to minimize noise and magnetic interference.
- Maximize the size of ground metal on the component side to help with thermal dissipation.
- Use a ground plane with two to three vias connected to the component side ground near the output capacitor to reduce noise interference on sensitive circuit nodes.

Analog Devices applications engineers can be contacted through the Analog Devices sales team to discuss different layouts based on system design constraints.

Figure 42. Layout of th[e ADP1649](http://www.analog.com/ADP1649) Driving a High Power White LED (WLCSP)

020409-B

PACKAGING AND ORDERING INFORMATION

OUTLINE DIMENSIONS

Figure 43. 12-Ball Wafer Level Chip Scale Package [WLCSP] $(CB-12-4)$ Dimensions shown in millimeters

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

² This package option is halide free.

¹²C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

