

♦ **+7dBm Output Power with -54dBc ACPR**

♦ **Supply Current Drops as Output Power Is Reduced**

♦ **QSPI/SPI/MICROWIRE-Compatible 3-Wire Bus**

♦ **Single Sideband Upconverter Eliminates SAW**

 $-40^{\circ}$ C to  $+85^{\circ}$ C  $-40^{\circ}$ C to  $+85^{\circ}$ C

♦ **Digitally Controlled Operational Modes**

♦ **100dB Power Control Range**

♦ **Dual On-Chip IF VCO**

♦ **+2.7V to +5.5V Operation**

♦ **Dual Synthesizer for IF and RF LO**

## Features

General Description ♦ **Dual-Band, Triple-Mode Operation**

The MAX2360 dual-band, triple-mode complete transmitter for cellular phones represents the most integrated and architecturally advanced solution to date for this application. The device takes a differential I/Q baseband input and mixes it up to IF through a quadrature modulator and IF variable-gain amplifier (VGA). The signal is then routed to an external bandpass filter and upconverted to RF through an SSB mixer and RF VGA. The signal is further amplified with an on-board PA driver. Dual IF synthesizers, dual RF synthesizers, a local oscillator (LO) buffer, and a 3-wire programmable bus complete the basic functional blocks of this IC. The MAX2362 supports singleband, single-mode (PCS) operation. The MAX2364 supports single-band cellular dual-mode operation.

The MAX2360 enables architectural flexibility because its two IF voltage-controlled oscillators (VCOs), two IF ports, two RF LO input ports, and three PA driver output ports allow the use of a single receive IF frequency and split-band PCS filters for optimum out-of-band noise performance. The PA drivers allow up to three RF SAW filters to be eliminated. Select a mode of operation by loading data on the SPI™/QSPI™/MICROWIRE™-compatible 3-wire serial bus. Charge-pump current, sideband rejection, IF/RF gain balancing, standby, and shutdown are also controlled with the serial interface.

The MAX2360/MAX2362/MAX2364 come in a 48-pin TQFP-EP package and are specified for the extended (-40°C to +85°C) temperature range.

Applications

Triple-Mode, Dual-Mode, or Single-Mode Mobile Phones Satellite Phones Wireless Data Links (WAN/LAN)

Wireless Local Area Networks (LANs)

High-Speed Data Modems

High-Speed Digital Cordless Phones

Wireless Local Loop (WLL)

**Pin Configurations appear at end of data sheet. Selector Guide appears at end of data sheet.**

SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.

## **MAXIM**

**\_ Maxim Integrated Products 1**

36 REF 35 N.C. 34 N.C. TANKH+ 33 32 TANKH-TANKL+ 31 TANKL-30 29 IFLO 28 Vcc 27 SHDN I-26 I+ 25

\*Exposed paddle

RFL RFH0 LOCK V<sub>CC</sub> IDLE  $V_{C}C$ TXGATE IFINL+ IFINL-IFINH+ IFINH-R<sub>BIAS</sub> [12

Г

झ। 41  $\left| \nabla \right|$ स्र स। स ञ सा झ జిI ଞ୍ଜା 57

**MAX2364**ECM -40°C to +85°C

and den den den gestellt.<br>Biographie

 $+45$   $-45$ 

90  $\overline{0}$ 

Σ

VCC RFCP VCC IFCP  $\mathcal{S}^{\mathsf{C}}$ 

**TEMP. RANGE PIN-PACKAGE**

Ordering Information

48 TQFP-EP\* 48 TQFP-EP\* 48 TQFP-EP\*

MAX2360

MAXIM

RFPLL

IFPLL

Functional Diagram

/2

 $\frac{90}{2}$ 

Σ

≌।  $\overline{a}$ ا≅  $\approx$  $\equiv$ ا≅ ာ့| ଯା 15  $\approx$ ଆ 치

CLK 그 13 IFOUTH-IFOUTH+ IFOUTL+ IFOUTL-VGC VCC VCC  $\vec{a}$  $\dot{\circ}$ 

**Filters**

**PART MAX2360**ECM **MAX2362**ECM

**For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.**

#### **ABSOLUTE MAXIMUM RATINGS**





Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to

## **ELECTRICAL CHARACTERISTICS**

(**MAX2360/2/4 test fixture:** V<sub>CC</sub> = V<sub>BATT</sub> = 2.75V, SHDN = IDLE = TXGATE = 2.0V, VGC = 2.5V, R<sub>BIAS</sub> = 16kΩ, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at  $T_A$  =  $+25^{\circ}$ C, and operating modes are defined in Table 6.)



## **ELECTRICAL CHARACTERISTICS**

(**MAX2360/62/64 evaluation kit**, 50Ω system, operating modes as defined in Table 6, input voltage at I and Q = 200mVRMS differential, common mode =  $V_{CC}/2$ , 300kHz quadrature CW tones, RF and IF synthesizers locked with passive lead-lag second-order loop  ${\sf filter},$  REF = 200mVp-p at 19.68MHz, V<sub>CC</sub> =  $\overline{\rm SHDN}$  =  $\overline{\rm IDKE}$  =  $\overline{\rm CS}$  =  $\overline{\rm TXGATE}$  = 2.75V, V<sub>BAT</sub> = 2.75V, IF output load = 400Ω, LOH, LOL input power = -7dBm, f<sub>LOL</sub> = 966MHz, f<sub>LOH</sub> = 1750MHz, IFINH = 125mV<sub>RMS</sub> at 130MHz, IS-95 CDMA modulation f<sub>RFH0</sub> = f<sub>RFH1</sub> = 1880MHz,  $f_{RFL}$  = 836MHz,  $T_A$  = +25°C, unless otherwise noted.)



## **ELECTRICAL CHARACTERISTICS (continued)**

(**MAX2360/62/64 evaluation kit**, 50Ω system, operating modes as defined in Table 6, input voltage at I and Q = 200mVRMS differential, common mode =  $V_{CC}/2$ , 300kHz quadrature CW tones, RF and IF synthesizers locked with passive lead-lag second-order loop  ${\sf filter},$  REF = 200mVp-p at 19.68MHz, V<sub>CC</sub> =  $\overline{\rm SHDN}$  =  $\overline{\rm IDKE}$  =  $\overline{\rm CS}$  =  $\overline{\rm TXGATE}$  = 2.75V, V<sub>BAT</sub> = 2.75V, IF output load = 400Ω, LOH, LOL input power = -7dBm, f<sub>LOL</sub> = 966MHz, f<sub>LOH</sub> = 1750MHz, IFINH = 125mV<sub>RMS</sub> at 130MHz, IS-95 CDMA modulation f<sub>RFH0</sub> = f<sub>RFH1</sub> = 1880MHz,  $f_{RFL}$  = 836MHz,  $T_A$  = +25°C, unless otherwise noted.)



**Note 1:** See Table 6 for register settings.

**Note 2:** ACPR is met over the specified V<sub>CM</sub> range.

**Note 3:** V<sub>CM</sub> must be supplied by the I/Q baseband source with ±6µA capability.

**Note 4:** Guaranteed by design and characterization.

**Note 5:** When enabled, turbolock is active during acquisition and injects boost current in addition to the normal charge-pump current.

**Note 6:** >25°C guaranteed by production test, <25°C guaranteed by design and characterization.

## Typical Operating Characteristics

 $(MAX2360EVKIT, V_{CC} = +2.75V, T_A = +25°C$ , unless otherwise noted.)

## IF VCO VOLTAGE vs. TIME  $1/2/4-0$ LOCK VOLTS (1V/div) VOLTS (1V/div)  $\overline{\text{CS}}$  $+1.048ms$  LOCK<br>TIME

TIME (200 µs/div)



 3: 330MHz, 1.58k Ω, 0.34pF 4: 780MHz, 1.21k Ω, 0.43pF 5: 1GHz, 0.94k Ω, 0.47pF 1: 200MHz, 1.76k Ω, 0.26pF 2: 260MHz, 1.66k Ω, 0.31pF



OUTPUT POWER, ACPR, ICC vs. VGC MAX2360/2/4-04 10 200 PCS CDMA, RFH0  $0$ <br>-10 180 POUT 160 Pour (dBm), ACPR/ALTR (dBc) POUT (dBm), ACPR/ALTR (dBc) -20 140 TOTAL (mA) ICC TOTAL (mA) 120 -30 ICC 100 -40  $1_{\rm CC}$  ADJACENT 80 -50 60 -60 -70 40 -80 20 1.5 1.7 1.9 2.1 2.3 2.5 2.7 VGC (V)



IF OUTPUT POWER vs. VGC AND IF DAC SETTING





IF OUTPUT POWER vs. VGC



SIDEBAND SUPPRESSION AND LO FEEDTHROUGH (IFOUTH)



# MAX2360/MAX2362/MAX2364 NAX2360/MAX2362/MAX2364



**MAXIM** 

## Typical Operating Characteristics (continued)

(MAX2360EVKIT,  $V_{CC}$  = +2.75V,  $T_A$  = +25°C, unless otherwise noted.)



## Pin Description





## Pin Description (continued)



## Pin Description (continued)



## Detailed Description

The MAX2360 complete quadrature transmitter accepts differential I/Q baseband inputs with external commonmode bias. A modulator upconverts this to IF frequency in the 120MHz to 300MHz range. A gain control voltage pin (VGC) controls the gain of both the IF and RF VGAs simultaneously to achieve best noise and linearity performance. The IF signal is brought off-chip for filtering, then fed to a single sideband upconverter followed by the RF VGA and PA driver. The RF upconverter requires an external VCO for operation. The IF PLL, RF PLL, and operating mode can be programmed by an SPI/QSPI/ MICROWIRE-compatible 3-wire interface.

The following sections describe each block in the MAX2360 Functional Diagram.

#### I/Q Modulator

Differential in-phase (I) and quadrature-phase (Q) input pins are designed to be DC-coupled and biased with the baseband output from a digital-to-analog converter (DAC). I and Q inputs need a DC bias of  $V_{\rm CC}/2$  and a current-drive capability of 6µA. Common-mode voltag e will work within a  $+1.35V$  to (V<sub>CC</sub> - 1.25V) range. Typically, I and Q will be driven differentially with a 200mVRMS baseband signal. Optionally, I and Q may be programmed for 100mVRMS operation with the IQ\_LEVEL bit in the configuration register. The IF VCO output is fed into a divide-by-two/quadrature generator block to derive quadrature components to drive the IQ modulator. Th e output of the modulator is fed into the VGA.

IF VCOs There are two VCOs to support high IF and low IF applications. The VCOs oscillate at twice the desired IF frequency. Oscillation frequency is determined by external tank components (see Applications Information). Typical phase-noise performance for the tank is as shown in Table 1. The high-band and low-band VCOs can be selected independently of the IF port being used.

#### **Table 1. Typical VCO Phase Noise (IF = 130.38MHz)**



#### IFLO Output Buffer

IFLO provides a buffered LO output when BUF\_EN is 1. The IFLO output frequency is equal to the VCO frequency when BUF\_DIV is 0, and half the VCO frequency when BUF\_DIV is 1. The output power is -6dBm. This output is intended for applications where the receive IF is the same frequency as the transmit IF.

#### IF/RF PLL

The IF/RF PLL uses a charge-pump output to drive a loop filter. The loop filter will typically be a passive second-order lead lag filter. Outside the filter's bandwidth, phase noise will be determined by the tank components. The two components that contribute most significantly to phase noise are the inductor and varactor. Use high-Q inductors and varactors to maximize equivalent parallel resistance. The IF\_TURBO\_CHARGE and the RF\_TURBO\_CHARGE bits in the CONFIG register can be set to 1 to enable turbo mode. Turbo mode provides maximum charge-pump current during frequency acquisition. Turbo mode is disabled after the secon d transition from phase lead to phase lag or from phase lag to phase lead. Turbo mode is also disabled afte r frequency acquisition is achieved. When turbo mode is disabled, charge-pump current will return to the programmed levels as set by ICP and RCP bits in the CONFIG register (Table 4).

## IF VGA

The IF VGA allows varying an IF output level that is controlled by the VGC. The voltage range on VGC of 0.5V to 2.6V. provide a gain-control range of 85dB. Ther e are two differential IF output ports from the VGA. IFOUTL+/IFOUTL- are optimized for low IF operation (120MHz to 235MHz) for IFOUTH+/IFOUTH- support high IF operation (120MHz to 300MHz). IFOUTL ports support direct VCO FM modulation. The differential IF output port has an output impedance of 600 $\Omega$  when pulled up to  $V_{CC}$  through a choke.

#### Single Sideband Mixer

The RF transmit mixer uses a single sideband architecture to eliminate an off-chip RF filter. The single sideband mixer has IF input stages that correspond to IF output ports of the VGA. The mixer is followed by the RF VGA. The RF VGA is controlled by the same VGC pin as the IF VGA to provide optimum linearity and noise performance. The total power control range is >100dB.

#### PA Driver

The MAX2360 includes three power-amplifier (PA) dri vers. Each is optimized for the desired operating frequency. RFL is optimized for cellular-band operation.

RFH0 and RFH1 are optimized for split-band PCS operation. The PA drivers have open-collector outputs and require pull-up inductors. The pull-up inductors can act as the shunt element in a shunt series match.

#### Programmable Registers

The MAX2360/MAX2362/MAX2364 include seven programmable registers consisting of four divide registers, a configuration register, an operational control register, and a test register. Each register consists of 24 bits. The 4 least significant bits (LSBs) are the register's address. The 20 most significant bits (MSBs) are used for register data. All registers contain some "don't care" bits. These can be either a "0" or a "1" and will not affect operation (Figure 1). Data is shifted in MSB first, followed by the 4-bit address. When  $\overline{CS}$  is low, the clock is active and data is shifted with the rising edge of the clock. When  $\overline{CS}$  transitions to high, the shift register is latched into the register selected by the contents of the address bits. Power-up defaults for the seven registers are shown in Table 2. The dividers and control registers are programmed from the SPI/ QSPI/MICROWIRE-compatible serial port.

The RFM register sets the main frequency divide ratio for the RF PLL. The RFR register sets the reference frequency divide ratio. The RF VCO frequency can be determined by the following:

RF VCO frequency = fREF **·** (RFM / RFR)

IFM and IFR registers are similar:

IF VCO frequency = fREF **·** (IFM / IFR)

where free is the external reference frequency for the MAX2360/MAX2362/MAX2364.

The operational control register (OPCTRL) controls the state of the MAX2360/MAX2362/MAX2364. See Table 3 for the function of each bit.

The configuration register (CONFIG) sets the configuration for the RF/IF PLL and the baseband I/Q input levels. See Table 4 for a description of each bit.

The test register is not needed for normal use.

#### **Power Management**

Bias control is distributed among several functional sections and can be controlled to accommodate many different power-down modes as shown in Table 5.

The shutdown control bit is of particular interest since it differs from the SHDN pin. When the shutdown control bit is active (SHDN\_BIT = 0), the serial interface is left active so that the part can be turned on with the serial bus while all other functions remain shut off. In contrast, when the  $\overline{\text{SHDN}}$  pin is low it shuts down everything. In either case, PLL programming and register information is lost. To retain the register information, use standby mode  $(\overline{STBY} = 0)$ .

#### **Signal Flow Control**

Table 6 shows an example of key registers for triplemode operation, assuming half-band PCS and IF frequencies of 130MHz/165MHz.

#### Applications Information

The MAX2360 is designed for use in dual-band, triplemode systems. It is recommended for triple-mode handsets (Figure 2). The MAX2362 is designed for use in CDMA PCS handset or WLL single-mode 2.4GHz ISM systems (Figure 3). The MAX2364 is designed for use in dual-mode cellular systems (Figure 4).

#### 3-Wire Interface

Figure 5 shows the 3-wire interface timing diagram. The 3-wire bus is SPI/QSPI/MICROWIRE compatible.



#### **Table 2. Register Power-Up Default States**

		<b>MSB</b> <b>24 BIT REGISTER</b>																		<b>LSB</b>					
											<b>DATA 20 BITS</b>											<b>ADDRESS 4 BITS</b>			
								B19  B18  B17  B16  B15  B14  B13  B12  B11  B10   B9				<b>B8</b>	<b>B7</b>	<b>B6</b>	B <sub>5</sub>	B4	B <sub>3</sub>	B <sub>2</sub>	<b>B1</b>	B <sub>0</sub>	A3	A2	A1	A <sub>0</sub>	
<b>REM DIVIDE REGISTER</b>		RFM DIVIDE RATIO (18)																<b>ADDRESS</b>							
	X	$\chi$						B17   B16   B15   B14   B13   B12   B11   B10   B9				B <sub>8</sub>	B7	B <sub>6</sub>	<b>B5</b>	B <sub>4</sub>	B <sub>3</sub>	B2	<b>B1</b>	B <sub>0</sub>	$\mathbf{0}$	$\mathbf 0$	$\mathbf 0$	$\mathbf{0}$	
<b>RFR DIVIDE REGISTER</b>								RFR DIVIDE RATIO (13)													<b>ADDRESS</b>				
	X	$\chi$	X	X	X	X	Χ		B12   B11   B10   B9			B <sub>8</sub>	B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	<b>B2</b>	<b>B1</b>	B <sub>0</sub>	$\mathbf{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf{1}$	
<b>IFM DIVIDE REGISTER</b>								IFM DIVIDE RATIO (14) <b>ADDRESS</b>																	
	$\times$	$\chi$	X	X	X			X   B13   B12   B11   B10   B9				B <sub>8</sub>	B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	<b>B2</b>	<b>B1</b>	B <sub>0</sub>	$\mathbf{0}$	$\pmb{0}$	$\mathbf{1}$	$\boldsymbol{0}$	
<b>IFR DIVIDE REGISTER</b>					RFR DIVIDE RATIO (11)												<b>ADDRESS</b>								
	X	Χ	X	$\chi$	X	$\chi$	$\chi$	$\chi$	X	B10	B <sub>9</sub>	B <sub>8</sub>	B7	B <sub>6</sub>	<b>B5</b>	B <sub>4</sub>	B <sub>3</sub>	B2	<b>B1</b>	B <sub>0</sub>	$\mathbf{0}$	$\pmb{0}$	$\mathbf{1}$	$\mathbf{1}$	
CONTROL REGISTER						CONTROL BITS (16)													ADDRESS						
	$\times$	$\chi$	$\times$	$\times$				B15   B14   B13   B12   B11   B10   B9				B <sub>8</sub>	<b>B7</b>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B2	<b>B1</b>	B <sub>0</sub>	$\mathbf{0}$	1	$\mathbf{0}$	$\mathbf 0$	
CONFIGURATION REGISTER				CONFIGURATION BITS (16)														<b>ADDRESS</b>							
	X	$\chi$	$\chi$	$\chi$				B15   B14   B13   B12   B11   B10   B9				B <sub>8</sub>	B7	<b>B6</b>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B2	<b>B1</b>	B <sub>0</sub>	$\mathbf{0}$	$\mathbf{1}$	$\mathbf{0}$	$\mathbf{1}$	
<b>TEST REGISTER</b>					TEST BITS (8)												<b>ADDRESS</b>								
	X	$\chi$	X	$\times$	X	Χ	Χ	χ	χ	X	X	X	B7	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	<b>B2</b>	<b>B1</b>	B <sub>0</sub>	$\pmb{0}$	1	$\mathbf{1}$	$\mathbf{1}$	

Figure 1. Register Configuration

#### Electromagnetic Compliance Considerations

Two major concepts should be employed to produce a noise-free and EMC-compliant transmitter: minimize circular current-loop area to reduce H-field radiation and minimize voltage drops to reduce E-field radiation. To minimize circular current-loop area, bypass as close to the part as possible and use the distributed capaci tance of a ground plane. To minimize voltage drops, make V<sub>CC</sub> traces short and wide, and make RF traces short.

The "don't care" bits in the registers should be "0" in order to minimize electromagnetic radiation due to unnecessary bit banging. RC filtering can also be used to slow the clock edges on the 3-wire interface, reducing high-frequency spectral content. RC filtering also provides for transient protection against IEC802 testing by shunting high frequencies to ground, while the series resistance attenuates the transients for error-free operation. The same applies to the override pins (SHDN, TXGATE, IDLE).

High-frequency bypass capacitors are required close to the pins with a dedicated via to ground. The 48-pin TQFP-EP package provides minimal inductance ground by using an exposed paddle under the part. Provide at least five low-inductance vias under the paddle to ground, to minimize ground inductance. Use a solid ground plane wherever possible. Any cutout in the ground plane may act as slot radiator and reduce it s shield effectiveness.

Keep the RF LO traces as short as possible to reduc e LO radiation and susceptibility to interference.



## **Table 3. Operation Control Register (OPCTRL)**



## **Table 4. Configuration Register (CONFIG)**

## **Table 5. Power-Down Modes**



 $X = \mathit{Off}$ 

## **Table 6. Register and Control Pin States for Key Operating Modes**



 $X = Don't care$ 



Figure 2. MAX2360 Typical Application Circuit

**MAXIM** 

MAX2360/MAX2362/MAX2364

MAX2360/MAX2362/MAX2364



Figure 3. MAX2362 Typical Application Circuit



Figure 4. MAX2364 Typical Application Circuit

**MAXM** 

MAX2360/MAX2362/MAX2364



Figure 5. 3-Wire Interface Diagram

IF Tank Design

The low-band tank (TANKL+, TANKL-) and high-band tank (TANKH+, TANKH-) are fully differential. The external tank components are shown in Figure 6. The frequency of oscillation is determined by the following equation:

$$
t_{\text{OSC}} = \frac{1}{2\pi \sqrt{(C_{\text{INT}} + C_{\text{CENT}} + C_{\text{VAR}} + C_{\text{P}})}}
$$

$$
C_{VAR} = \frac{C_D \times C_C}{2 (C_D + C_C)}
$$

CINT = Internal capacitance of TANK port

 $C_D$  = Capacitance of varactor

CVAR = Equivalent variable tuning capacitance

CPAR = Parasitic capacitance due to PCB pads and traces

CCENT = External capacitor for centering oscillation frequency

 $C<sub>C</sub>$  = External coupling capacitor to the varactor

Internal to the IC, the charge pump will have a leakage of less than 10nA. This is equivalent to a 300MΩ shunt resistor. The charge-pump output must see an extremely high DC resistance of greater than 300M $\Omega$ . This will minimize charge-pump spurs at the compari son frequency. Make sure there is no solder flux under the varactor or loop filter.

#### Layout Issues

The MAX2360/MAX2362/MAX2364 EV kit can be used as a starting point for layout. For best performance, take into consideration power-supply issues as well as the RF, LO, and IF layout.



Figure 6. Tank Port Oscillator

#### Power-Supply Layout

To minimize coupling between different sections of the IC, the ideal power-supply layout is a star configuration, which has a large decoupling capacitor at a central V<sub>CC</sub> node. The V<sub>CC</sub> traces branch out from this node, each going to a separate V<sub>CC</sub> node in the MAX2360/ MAX2362/MAX2364 circuit. At the end of each trace i s a bypass capacitor with impedance to ground less than 1Ω at the frequency of interest. This arrangement provides local decoupling at each V<sub>CC</sub> pin. Use at least one via per bypass capacitor for a low-inductance ground connection.

#### Matching Network Layout

The layout of a matching network can be very sensitive to parasitic circuit elements. To minimize parasiti c inductance, keep all traces short and place components as close to the IC as possible. To minimize parasitic capacitance, a cutout in the ground plane (and

Tank Layout

Keep the traces coming out of the tank short to reduce series inductance and shunt capacitance. Keep the inductor pads and coupling capacitor pads small to minimize stray shunt capacitance.

## Selector Guide



any other planes) below the matching network compo-

On the high-impedance ports (e.g., IF inputs and outputs), keep traces short to minimize shunt capacitance.

nents can be used.



**MAXIM** 

## Package Information



### Package Information (continued)

 $\sqrt{1} \Delta$   $\sqrt{1}$ 

32/48L, 7x7x10 MM TOFP VITH EP OPTION

21-0065

 $\mathsf{E}^{\scriptscriptstyle \top}$ 13

**PROPERTARY DEGRATED**<br>TITLE PACKAGE DUTLINE,

**NOTES:** 

MAX2360/MAX2362/MAX2364

MAX2360/MAX2362/MAX2364

- 
- -
	-
	-
	-
- NOTES:<br>
2. ALL DIMENSIONS AND TOLERANCING CONFORM TO ANSI Y14.5-1982.<br>
2. DATUM PLANE [<del>\_H\_]</del> IS LOCATED AT MOLD PARTING LINE AND COINCIDENT VITH LEAD, VHERE LEAD EXITS<br>
2. DATUM PLANE [<del>\_H\_]</del> IS LOCATED AT MOLD PROTRUSION
- 
- 
- 
- 



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.



**24** \_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600