

FEATURES

D/A Converters

AD9712B/AD9713B

Designed for direct digital synthesis, waveform reconstruction, and high resolution imaging applications, both devices feature low glitch impulse of 28 pV-s and fast settling times of 27 ns. Both units are characterized for dynamic performance and have excellent harmonic suppression.

The AD 9712B and AD 9713B are available in 28-pin plastic DIPs and PLCCs, with an operating temperature range of –25°C to +85°C. Both are also available for extended temperature ranges of –55°C to +125°C in cerdips and 28-pin LCC packages.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

AD9712B/AD9713B–SPECIFICATIONS

ELECTRI CAL CHARACTERI STICS $\begin{bmatrix} -V_s = -5.2 \text{ V}; +V_s = +5 \text{ V (AD9713B only)}; \text{Reference Voltage} = -1.2 \text{ V}; \ \text{Rg}_{\text{SET}} = 7.5 \text{ k}\Omega; V_{\text{OUT}} = 0 \text{ V (virtual ground)}; \text{unless otherwise noted} \end{bmatrix}$ R_{SET} = 7.5 k $\boldsymbol{\Omega}$; V_{OUT} = 0 V (virtual ground); unless otherwise noted]

NOTES

¹M easured as error in ratio of full-scale current to current through R_{SET} (160 µA nominal); ratio is nominally 128.

 2 Full-scale variations among devices are higher when driving REFERENCE INPUT directly.

³Frequency at which the gain is flat ± 0.5 dB; R_L = 50 Ω ; 50% modulation at midscale.

⁴Based on I_{FS} = 128 (V_{REF}/R_{SET}) when using internal amplifier.

Data registered into DAC accurately at this rate; does not imply settling to 12-bit accuracy.

⁶M easured as voltage settling at midscale transition to $\pm 0.024\%$, R_L = 50 Ω .

Measured as the time between the 50% point of the falling edge of LATCH ENABLE and the point where the output signal has left a 1 LSB error band around its previous/value.

 8 Peak glitch impuls $\rlap{/}$ is measured as the largest area under a single positive or negative transient.

⁹Measured with R/= 50 Ω and D AC operating in latched mode.
Data wust rymain stapie for spectfied time print to falling dage o

stable for specified time prior to falling edge of LATCH EN ABLE signal.

¹¹Data must rema**i**n stable for specified time after rising edge of LATCH ENABLE signal.
¹²SFDR is defined as the difference in signal energy between the fundamental and worst case spurious frequencies in the output 12 SFDR is defined as the difference in signal energy between the fundamenta and centered at the fundamental frequency and covers the indicated span.

¹³Supply voltages should remain stable within \pm 5% for normal operation.

¹⁴108 mA typ on Digital –V_S, 37 mA typ δ Analog –V_S. ¹⁵M easured at \pm 5% of +V_S (AD 9713B only) and $-V_S$ (AD 9712B) Δ B) using external reference.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS ¹

NOTES

¹Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.

 2 T ypical thermal impedances with parts soldered in place: 28-pin plastic DIP: $θ_{JA} = 37°C/W, θ_{JC} = 10°C/W; 28-pin PLCC: θ_{JA} = 44°C/W, θ_{JC} = 14°C/W;$ C erdip: $\theta_{JA} = 32^{\circ}$ C/W, $\theta_{JC} = 10^{\circ}$ C/W; LCC: $\theta_{JA} = 41^{\circ}$ C/W, $\theta_{JC} = 13^{\circ}$ C/W. No air flow.

RDÉRING GUI

EXP LANATION OF TEST LEVELS

Test Level

- I 100% production tested.
II 100% production tested a 100% production tested at $+25^{\circ}$ C, and sample tested at specified temperatures.
- III Sample tested only.
- IV Parameter is guaranteed by design and characterization testing.
- V Parameter is a typical value only.
- VI All devices are 100% tested at $+25^{\circ}$ C. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.

PIN D ESCRIPTIONS

PIN CONFIGURATIONS

D IE LAYOUT AND METALIZATION INFORMATION

THEORY AND APPLICATIONS

The AD 9712B and AD 9713B high speed digital-to-analog converters utilize M ost Significant Bit (M SB) decoding and segmentation techniques to reduce glitch impulse and maintain 12-bit linearity without trimming.

As shown in the functional block diagram, the design is based on four main subsections: the D ecoder/D river circuits, the Transparent Latches, the Switch Network, and the Control Amplifier. An internal bandgap reference is also included to allow operation with a minimum of external components.

D igital Inputs/Tim ing

The AD 9712B employs single-ended ECL-compatible inputs for data inputs D_1-D_{12} and LATCH ENABLE. The internal ECL midpoint reference is designed to match 10K ECL device thresholds. On the AD 9713B, a TTL translator is added at each input; with this exception, the AD9712B and AD9713B are identical.

In the Decoder/Driver section, the four MSBs (D_1-D_4) are decoded to 15 "thermometer code" lines. An equalizing delay is included for the eight Least Significant Bits (LSBs) and LATCH ENABLE. This delay minimizes data skew, and data setup and hold times at the latch inputs; this is important when operating the latches in the transparent mode. Without the delay, skew caused by the decoding circuits would degrade glitch impulse.

The latches operate in their transparent mode when LATCH EN ABLE (Pin 26) is at logic level "0." T he latches should be used to synchronize data to the current switches by applying a narrow LAT CH EN ABLE pulse with proper data setup and hold times as shown in the Timing Diagram. An external latch at/each data input, clocked out of phase with the Latch Enable, operates the AD 9712B/AD 9713B in a master slave (edge- ψ triggered) mode. This is the optimum way to operate the DAC bechuse data is *f*ilways stable at the DAS input. An external lat ϕ h eases timing constraints when ψ sing the converter.

Although the $AD9712$ B/AD 9713B ϕ hip/is designed to provide isolation from digital inputs to the outputs, some coupling of digital transitions is inevitable, especially with π TL or CMOS inputs applied to the AD9113B. \vec{p} igital feedthrough can be reduced by forming a low-pass filter using a (200 Ω) series resistor in series with the capacitance of each digital input; this rolls off the slew rate of the digital inputs.

References

As shown in the functional block diagram, the internal bandgap reference, control amplifier, and reference input are pinned out for maximum user flexibility when setting the reference.

When using the internal reference, REFERENCE OUT (Pin 20) should be connected to CONTROL AMP IN (Pin 19). CON-TROL AMP OUT (Pin 18) should be connected to REFER-ENCE IN (Pin 17) through a 20 Ω resistor. A 0.1 µF ceramic capacitor from Pin 17 to $-V_S$ (Pin 15) improves settling by decoupling switching noise from the current sink base line. A reference current cell provides feedback to the control amp by sinking current through R_{SET} (Pin 24).

Timing Diagram

Full-scale output current is determined by CONTROL AMP IN and R_{SET} according to the equation:

I_{OUT} (*FS*) = (*CONTROL AMP IN*/ R_{SET}) × 128

The internal reference is nominally -1.18 V with a tolerance of $\pm 3.5\%$ and typical drift over temperature of 50 ppm/ \degree C. If greater accuracy or better temperature stability is required, an external reference can be utilized. T he AD 589 reference shown in Figure 1 features ± 10 ppm/ \degree C drift over temperatures from 0° C to $+70^{\circ}$ C.

AD 9712B/AD 9713B. Signals with small signal bandwidths up to 300 kH z and input swings of 100 mV, or dc signals from -0.6 V to -1.2 V can be applied to the CONTROL AMP input as shown in Figure 2. Because the control amplifier is internally compensated, the 0.1 µF capacitor at Pin 17 can be reduced to 0.01μ F to maximize the multiplying bandwidth. However, it should be noted that settling time for changes to the digital inputs will be degraded.

Figure 2. Low Frequency Multiplying Circuit

The REFERENCE IN pin can also be driven directly for wider bandwidth multiplying operation. T he analog signal for this mode of operation must have a signal swing in the range of -3.75 V to -4.25 V. This can be implemented by capacitively coupling into REFERENCE IN a signal with a dc bias of –3.75 V to –4.25 V, as shown in Figure 3; or by driving REFEREN CE IN with a low impedance op amp whose signal swing is limited to the stated range.

Outputs

As indicated earlier, $D_1 - D_4$ (four MSBs) are decoded and drive 15 discrete current sinks. D5 and D6 are binarily weighted; and D_7 – D_{12} are applied to the R-2R network. This segmented architecture reduces frequency domain errors due to glitch impulse.

 I_{OUT} and I_{OUT} . These current outputs are passed on statistical current source matching which provides $1/2$ -bit linearity without trim. Current is steered to either I_{OUT} or I_{OUT} in proportion to the digital input code. T he sum of the two currents is always equal to the full-scale output current minus one LSB.

The current output can be converted to a voltage by resistive loading as shown in Figure 4. Both I_{OUT} and I_{OUT} should be loaded equally for best overall performance. The voltage which is developed is the product of the output current and the value of the load resistor.

Figure 4. Typical Resistive Load Connection

An operational amplifier can also be used to perform the I to V conversion of the D AC output. Figure 5 shows an example of a circuit which uses the AD 9617, a high speed, current feedback amplifier.

Figure 5. I/VConversion Using Current Feedback

DAC current across feedback resistor R_{FB} determines the AD 9617 output swing. A current divider formed by R_L and R_{FF} limits the current used in the I-to-V conversion, and provides an output voltage swing within the specifications of the AD9617. Current through R_2 provides dc offset at the output of the AD 9617. Adjusting the value of R_1 adjusts the value of offset current. This offset current is based on the reference of the AD 9712B/AD 9713B, to avoid coupling noise into the output signal.

The resistor values in Figure 5 provide a 4.096 V swing, centered at ground, at the output of the AD 9617 amplifier.

P ower and Grounding

M aintaining low noise on power supplies and ground is critical for obtaining optimum results with the AD9712B or AD9713B. DACs are most often used in circuits which are predominantly digital. To preserve 12-bit performance, especially at conversion speeds up to 100 MSPS, special precautions are necessary for power supplies and grounding.

Ideally, the DAC should have a separate analog ground plane. All ground pins of the DAC, as well as reference and analog α output components, should be tied directly to this analog ground plane. The DAC's ground plane should be connected to the system ground plane at a single point.

Ferrite beads such as the Stackpole 57-1392 or Amidon FB-43B-101, along with high frequency, low-inductance-decoupling capacitors, should be used for the supply connections to isolate digital/switching currents from the D AC/supply pins. Separate isolation networks for the digital and analog supply connections will further reduce supply noise coupling to the output.

Molded socket assemblies should be avoided even when prototyping circuits with the AD9712B or AD9713B. When the D AC cannot be directly soldered into the board, individual pin sockets such as AMP #6-330808-0 (knock-out end), or # 60330808-3 (open end) should be used. T hese have much less effect on inter-lead capacitance than do molded assemblies.

D D S Applications

Numerically controlled oscillators (NCOs) are digital devices which generate samples of a sine wave. When the NCO is combined with a high performance D/A converter (DAC), the combination system is referred to as a Direct Digital Synthesizer (DDS) .

The digital samples generated by the NCO are reconstructed by the D AC and the resulting sine wave is usable in any system which requires a stable, spectrally pure, frequency-agile reference. The DAC is often the limiting factor in DDS applications, since it is the only analog function in the circuit. The AD9712B/ AD 9713B D/A converters offer the highest level of performance available for DDS applications.

DC linearity errors of a DAC are the dominant effect in lowfrequency applications and can affect both noise and harmonic content in the output waveform. D ifferential N onlinearity (DNL) errors determine the quantization error between adjacent codes, while Integral Nonlinearity (INL) is a measure of how closely the overall transfer function of the D AC compares with an ideal device. T ogether, these errors establish the limits of phase and amplitude accuracy in the output waveform.

spurs in the output spectrum at frequencies which are deter-

 $MfA \pm Nf_C$

The effects of these spurs are most easily observed in applications where f_A is nearly equal to an integer fraction of the clock rate. T his condition causes the aliased harmonics to fold near the fundamental output frequency (see Performance Curves.)

mined by:

where M and N are integers.

Figure 6. Direct Digital Synthesizer Block Diagram

Figure 8. Rise and Fall Characteristics

Figure 9. Typical Spectral Performance

Figure 10. Typical Spectral Performance

Reference Output

OUTLINE D IMENSIONS

D imensions shown in inches and (mm).

28- Pin Plastic D IP (Suffix N)

28- Pin Plastic Leaded Chip Carrier (Suffix P)

