

SCES145C-OCTOBER 1998-REVISED JUNE 2005

#### **FEATURES**

- Member of the Texas Instruments Widebus+™
   Family
- UBT<sup>™</sup> Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Modes
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t<sub>nd</sub> of 5.4 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Simultaneously Generates and Checks Parity
- Option to Select Generate Parity and Check or Feedthrough Data/Parity in A-to-B or B-to-A Direction
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class I
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

#### DGG PACKAGE (TOP VIEW)

		$\overline{}$	
1CLKENAB	1	64	1CLKENBA
LEAB [	2	63	LEBA
CLKAB [	3	62	CLKBA
1ERRA	4	61	1ERRB
1APAR	5	60	1BPAR
GND [	6	59	GND
1A1 [	•	58	1B1
1A2 [	8	57	1B2
1A3 [	9	56	1B3
v <sub>cc</sub> [	10	55	$V_{CC}$
1A4 [	11	54	1B4
1A5 [	12	53	1B5
1A6 [	13	52	1B6
GND [	14	51	GND
1A7 [	15	50	1B7
1A8 [	16	49	1B8
2A1 [	17	48	2B1
2A2 [	18	47	2B2
GND [	19	46	GND
2A3 [	20	45	2B3
2A4 [	21	44	2B4
2A5 [	22	43	2B5
v <sub>cc</sub> [	23	42	$V_{CC}$
2A6 [	24	41	2B6
2A7 [	25	40	2B7
2A8 [	26	39	2B8
GND [	27	38	GND
2APAR [	28	37	2BPAR
2ERRA	29	36	2ERRB
OEAB [	30	35	<u>OEBA</u>
SEL [	31	34	ODD/EVEN
2CLKENAB	32	33	2CLKENBA

### **DESCRIPTION/ORDERING INFORMATION**

This 18-bit (dual-octal) noninverting registered transceiver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74LVCH16901 is a dual 9-bit to dual 9-bit parity transceiver with registers. The device can operate as a feed-through transceiver, or it can generate/check parity from the two 8-bit data buses in either direction.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74LVCH16901DGGR	LVCH16901	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+, UBT are trademarks of Texas Instruments.

SCES145C-OCTOBER 1998-REVISED JUNE 2005



## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

The SN74LVCH16901 features independent clock (CLKAB or CLKBA), latch-enable (LEAB or LEBA), and dual 9-bit clock-enable (CLKENAB or CLKENBA) inputs. It also provides parity-enable (SEL) and parity-select (ODD/EVEN) inputs and separate error-signal (ERRA or ERRB) outputs for checking parity. The direction of data flow is controlled by output-enable (OEAB and OEBA) inputs. When SEL is low, the parity functions are enabled. When SEL is high, the parity functions are disabled, and the device acts as an 18-bit registered transceiver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### **FUNCTION TABLES**

#### FUNCTION(1)

	ı	INPUTS			OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	Α	В
X	Н	Χ	Χ	X	Z
X	L	Н	Χ	L	L
X	L	Н	Χ	Н	Н
Н	L	L	Χ	X	B <sub>0</sub> <sup>(2)</sup>
L	L	L	$\uparrow$	L	L
L	L	L	$\uparrow$	Н	Н
L	L	L	L	X	B <sub>0</sub> <sup>(2)</sup>
L	L	L	Н	X	B <sub>0</sub> <sup>(3)</sup>

- A-to-B data flow is shown: B-to-A flow is similar, but uses <del>OEBA</del>, LEBA, and <del>CLKENBA</del>.
- (2) Output level before the indicated steady-state input conditions were established
- (3) Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low

#### **PARITY ENABLE**

	INPUTS		OPERATION O	OPERATION OR FUNCTION			
SEL	OEBA	OEAB	OF ENAMEN OF TORONOR				
L	Н	L	Parity is checked on port A and is generated on port B.				
L	L	Н	Parity is checked on port B and is generated on port A.				
L	Н	Н	Parity is checked on port B and port A.				
L	L	L	Parity is generated on port A and B if device is in FF mode.				
Н	L	L		Q <sub>A</sub> data to B, Q <sub>B</sub> data to A			
Н	L	Н	Parity functions are disabled; device	Q <sub>B</sub> data to A			
Н	Н	L	acts as a standard 18-bit registered transceiver.	Q <sub>A</sub> data to B			
Н	Н	Н		Isolation			



SCES145C-OCTOBER 1998-REVISED JUNE 2005

## **FUNCTION TABLES (CONTINUED)**

## **PARITY**


				INPUTS					OUTI	PUTS	
SEL	OEBA	OEAB	ODD/EVEN	Σ <b>OF INPUTS</b> <b>A1–A8 = H</b>	Σ OF INPUTS B1-B8 = H	APAR	BPAR	APAR	ERRA	BPAR	ERRB
L	Н	L	L	0, 2, 4, 6, 8	N/A	L	N/A	N/A	Н	L	Z
L	Н	L	L	1, 3, 5, 7	N/A	L	N/A	N/A	L	Н	Z
L	Н	L	L	0, 2, 4, 6, 8	N/A	Н	N/A	N/A	L	L	Z
L	Н	L	L	1, 3, 5, 7	N/A	Н	N/A	N/A	Н	Н	Z
L	L	Н	L	N/A	0, 2, 4, 6, 8	N/A	L	L	Z	N/A	Н
L	L	Н	L	N/A	1, 3, 5, 7	N/A	L	Н	Z	N/A	L
L	L	Н	L	N/A	0, 2, 4, 6, 8	N/A	Н	L	Z	N/A	L
L	L	Н	L	N/A	1, 3, 5, 7	N/A	Н	Н	Z	N/A	Н
L	Н	L	Н	0, 2, 4, 6, 8	N/A	L	N/A	N/A	L	Н	Z
L	Н	L	Н	1, 3, 5, 7	N/A	L	N/A	N/A	Н	L	Z
L	Н	L	Н	0, 2, 4, 6, 8	N/A	Н	N/A	N/A	Н	Н	Z
L	Н	L	Н	1, 3, 5, 7	N/A	Н	N/A	N/A	L	L	Z
L	L	Н	Н	N/A	0, 2, 4, 6, 8	N/A	L	Н	Z	N/A	L
L	L	Н	Н	N/A	1, 3, 5, 7	N/A	L	L	Z	N/A	Н
L	L	Н	Н	N/A	0, 2, 4, 6, 8	N/A	Н	Н	Z	N/A	Н
L	L	Н	Н	N/A	1, 3, 5, 7	N/A	Н	L	Z	N/A	L
L	Н	Н	L	0, 2, 4, 6, 8	0, 2, 4, 6, 8	L	L	Z	Н	Z	Н
L	Н	Н	L	1, 3, 5, 7	1, 3, 5, 7	L	L	Z	L	Z	L
L	Н	Н	L	0, 2, 4, 6, 8	0, 2, 4, 6, 8	Н	Н	Z	L	Z	L
L	Н	Н	L	1, 3, 5, 7	1, 3, 5, 7	Н	Н	Z	Н	Z	Н
L	Н	Н	Н	0, 2, 4, 6, 8	0, 2, 4, 6, 8	L	L	Z	L	Z	L
L	Н	Н	Н	1, 3, 5, 7	1, 3, 5, 7	L	L	Z	Н	Z	Н
L	Н	Н	Н	0, 2, 4, 6, 8	0, 2, 4, 6, 8	Н	Н	Z	Н	Z	Н
L	Н	Н	Н	1, 3, 5, 7	1, 3, 5, 7	Н	Н	Z	L	Z	L
L	L	L	L	N/A	N/A	N/A	N/A	PE <sup>(1)</sup>	Z	PE <sup>(1)</sup>	Z
L	L	L	Н	N/A	N/A	N/A	N/A	PO <sup>(2)</sup>	Z	PO <sup>(2)</sup>	Z

<sup>(1)</sup> Parity output is set to the level so that the specific bus side is set to even parity.

<sup>(2)</sup> Parity output is set to the level so that the specific bus side is set to odd parity.

SCES145C-OCTOBER 1998-REVISED JUNE 2005





# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	6.5	V
$V_{I}$	Input voltage range (2)	Input voltage range (2)			V
Vo	Voltage range applied to any output in the	-0.5	6.5	V	
Vo	Voltage range applied to any output in the	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V <sub>CC</sub> or	GND		±100	mA
$\theta_{JA}$	Package thermal impedance (4)			55	°C/W
T <sub>stg</sub>	Storage temperature range	-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.

# Not Recommended For New Designs



# SN74LVCH16901 18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS

SCES145C-OCTOBER 1998-REVISED JUNE 2005

# Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT	
V	Cumply voltage	Operating	1.65	3.6	V	
$V_{CC}$	Supply voltage	Data retention only	1.5		V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>			
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		V <sub>CC</sub> = 2.7 V to 3.6 V	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>		
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	V	
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8		
$V_{I}$	Input voltage	·	0	5.5	V	
V	Output voltage	High or low state	0	V <sub>CC</sub>	V	
$V_{O}$		3-state	0	5.5	V	
		V <sub>CC</sub> = 1.65 V		-4		
	High lovel output output	V <sub>CC</sub> = 2.3 V		-8	1	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA	
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 1.65 V		4		
	Low lovel output ourrent	V <sub>CC</sub> = 2.3 V		8	A	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA	
		V <sub>CC</sub> = 3 V				
Δt/Δν	Input transition rise or fall rate			5	ns/V	
$T_A$	Operating free-air temperature		-40	85	°C	

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# Not Recommended For New Designs

# SN74LVCH16901 **18-BIT UNIVERSAL BUS TRANSCEIVER** WITH PARITY GENERATORS/CHECKERS

**INSTRUMENTS** www.ti.com

SCES145C-OCTOBER 1998-REVISED JUNE 2005

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST CO	ONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
		$I_{OH} = -100 \mu A$		1.65 V to 3.6 V	V <sub>CC</sub> - 0.2				
		I <sub>OH</sub> = -4 mA		1.65 V	1.2				
.,		$I_{OH} = -8 \text{ mA}$		2.3 V	1.7			.,	
$V_{OH}$		1 12 m A		2.7 V	2.2			V	
		$I_{OH} = -12 \text{ mA}$		3 V	2.4				
		I <sub>OH</sub> = -24 mA		3 V	2.2				
		$I_{OL} = 100 \mu\text{A}$		1.65 V to 3.6 V			0.2		
		I <sub>OL</sub> = 4 mA		1.65 V			0.45		
$V_{OL}$		I <sub>OL</sub> = 8 mA	2.3 V			0.7	V		
		I <sub>OL</sub> = 12 mA	2.7 V			0.4			
		I <sub>OL</sub> = 24 mA		3 V			0.55		
l <sub>l</sub>	Control inputs	V <sub>I</sub> = 0 to 5.5 V		3.6 V			±5	μΑ	
		$V_I = 0.58 \text{ V}$ $V_I = 1.07 \text{ V}$		4.05.1/	25				
				1.65 V	-25				
		V <sub>I</sub> = 0.7 V		221/	45			μА	
I <sub>I(hold)</sub>	A or B ports	V <sub>I</sub> = 1.7 V		2.3 V	-45				
		V <sub>I</sub> = 0.8 V		3 V	75				
		V <sub>I</sub> = 2 V		3 V	-75				
		$V_1 = 0$ to 3.6 $V^{(2)}$		3.6 V		:	±600		
l <sub>off</sub>		$V_I$ or $V_O = 5.5 \text{ V}$		0			±10	μΑ	
$I_{OZ}^{(3)}$		V <sub>O</sub> = 0 to 5.5 V		3.6 V			±10	μΑ	
		$V_I = V_{CC}$ or GND	1 - 0	3.6 V			20	^	
lcc		$3.6 \text{ V} \le V_1 \le 5.5 \text{ V}^{(4)}$	$I_0 = 0$	3.0 V			20	μΑ	
$\Delta I_{CC}$		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V			500	μΑ	
C <sub>i</sub>	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		7		pF	
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		9.5		pF	

<sup>(1)</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to

For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current, but not  $I_{I(hold)}$ . This applies in the disabled state only.



SCES145C-OCTOBER 1998-REVISED JUNE 2005

## **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V <sub>CC</sub> = 1	.8 V <sup>(1)</sup>	V <sub>CC</sub> = ± 0.	2.5 V .2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 3 ± 0.3	3.3 V 3 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f <sub>clock</sub>	Clock frequency			125		125		125		125	MHz	
	Dulas duration	CLK↑	4		3		3		3		20	
t <sub>w</sub>	Pulse duration	LE high	3		3		3		3		ns	
		A, APAR or B, BPAR before CLK↑	4.7		2.7		2.8		2.5			
t <sub>su</sub>	Setup time	CLKEN before CLK↑	4.5		2.9		2.9		2.5		ns	
		A, APAR or B, BPAR before LE↓	0		2.2		2.1		2			
		A, APAR or B, BPAR after CLK↑	0		1.2		1.2		1.3			
t <sub>h</sub>	Hold time	CLKEN after CLK↑	0		1.3		1.3		1.5		ns	
		A, APAR or B, BPAR after LE↓	1		1.7		1.9		1.7			

<sup>(1)</sup> Texas Instruments SPICE simulation data

## **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1	.8 V <sup>(1)</sup>	V <sub>CC</sub> = ± 0.2	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = ± 0.3	3.3 V 3 V	UNIT
	(INPOT)	(001701)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			125		125		125		125		MHz
	A or B	B or A		5.9	1	6.2		5.8	1	5.4	
	AUID	BPAR or APAR		12.7	2	9.9		8.6	2	7.7	
	APAR or BPAR	BPAR or APAR		7	1	6.7		6.2	1	5.7	
		ERRA or ERRB		13	2	10.7		9.7	2	8.5	
	ODD/ <del>EVEN</del>	ERRA or ERRB		9.9	1.5	9.7		8.9	1.5	7.8	
	ODD/EVEN	BPAR or APAR		10.4	1.5	9.3		8.6	1.5	7.5	
	SEL	BPAR or APAR		6.9	1	7.1		6.9	1	6.1	
	CLKAB or CLKBA	A or B		6.9	1	7.4		6.8	1	6.1	
t <sub>pd</sub>		BPAR or APAR parity feedthrough		8.5	1.5	8.1		7.3	1.5	6.6	ns
		BPAR or APAR parity generated		14.1	2.5	11.2		9.7	2	8.7	
		ERRA or ERRB		14.3	2.5	11.5		9.9	2	8.9	
		A or B		6.8	1	7		6.5	1	5.8	
	LEAB or LEBA	BPAR or APAR parity feedthrough		7.9	1.5	7.7		7	1.5	6.3	
	LEAD OF LEDA	BPAR or APAR parity generated		13.6	2.5	10.8		9.3	2	8.4	
		ERRA or ERRB		13.5	2.5	10.9		9.5	2	8.5	
t <sub>en</sub>	OEAB or OEBA	B, BPAR or A, APAR		6.8	1.4	7.3		7.1	1	6.3	ns
t <sub>dis</sub>	OEAB or OEBA	B, BPAR or A, APAR		6.9	1.3	7.1		6.2	1.5	5.9	ns
t <sub>en</sub>	OEAB or OEBA	ERRA or ERRB		7.4	1.4	7.2		6.5	1	5.9	ns
t <sub>dis</sub>	OEAB or OEBA	ERRA or ERRB		9.3	1.3	8.3		7.5	1	6.7	ns
t <sub>en</sub>	SEL	ERRA or ERRB		7.6	1.4	7.7		7.5	1	6.5	ns
t <sub>dis</sub>	SEL	ERRA or ERRB		7.8	1.3	7.4		6.4	1.5	5.9	ns

<sup>(1)</sup> Texas Instruments SPICE simulation data

# Not Recommended For New Designs

# SN74LVCH16901 18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS

TEXAS INSTRUMENTS www.ti.com

SCES145C-OCTOBER 1998-REVISED JUNE 2005


# **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
C	Power dissipation capacitance	Outputs enabled	f = 10 MHz	37	52	68	pF	
C <sub>pd</sub>	per transceiver	Outputs disabled	I = IU IVIMZ	16	22	28		

SCES145C-OCTOBER 1998-REVISED JUNE 2005


#### PARAMETER MEASUREMENT INFORMATION



TEST	S1		
t <sub>PLH</sub> /t <sub>PHL</sub>	Open		
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>		
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND		

**LOAD CIRCUIT** 

V <sub>CC</sub>	INF	PUTS	.,	.,		_	$oldsymbol{V}_\Delta$	
	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	R <sub>L</sub>		
1.8 V $\pm$ 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V	
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	500 Ω	0.15 V	
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



## PACKAGE OPTION ADDENDUM

17-Mar-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins I	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74LVCH16901DGGRE4	NRND	TSSOP	DGG	64		TBD	Call TI	Call TI	-40 to 85		
74LVCH16901DGGRG4	NRND	TSSOP	DGG	64		TBD	Call TI	Call TI	-40 to 85		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





17-Mar-2017

## DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153