

**TRS232** 

SLLS861A-AUGUST 2007-REVISED SEPTEMBER 2008

# **DUAL RS-232 DRIVER/RECEIVER** WITH IEC61000-4-2 PROTECTION

### FEATURES


- Meets or Exceeds TIA/RS-232-F and ITU **Recommendation V.28**
- **Operates From a Single 5-V Power Supply** With 1.0-µF Charge-Pump Capacitors
- Operates up to 120 kbit/s
- **Two Drivers and Two Receivers**
- ±30-V Input Levels
- Low Supply Current . . . 8 mA Typical
- ESD Protection Exceeds JESD22
  - 2000-V Human-Body Model (HBM) (A114-A)
- Upgrade With Improved ESD (15-kV HBM) and • 0.1-µF Charge-Pump Capacitors Is Available With the TRS202

### **APPLICATIONS**

- TIA/RS-232-F
- **Battery-Powered Systems**
- **Terminals**
- Modems
- Computers

### **DESCRIPTION/ORDERING INFORMATION**

The TRS232 is a dual driver/receiver that includes a capacitive voltage generator to supply TIA/RS-232-F voltage levels from a single 5-V supply. Each receiver converts TIA/RS-232-F inputs to 5-V TTL/CMOS levels. This receiver has a typical threshold of 1.3 V, a typical hysteresis of 0.5 V, and can accept ±30-V inputs. Each driver converts TTL/CMOS input levels into TIA/RS-232-F levels. The driver, receiver, and voltage-generator functions are available as cells in the Texas Instruments LinASIC<sup>™</sup> library.



D, DW, N, NS, OR PW PACKAGE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. LinASIC is a trademark of Texas Instruments.

### SLLS861A-AUGUST 2007-REVISED SEPTEMBER 2008

**EXAS** INSTRUMENTS

www.ti.com

		ORDERING	INFORMATION			
T <sub>A</sub>	PA	CKAGE <sup>(1)(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	PDIP – N	Tube of 25	TRS232CN	TRS232CN		
0°C to 70°C	SOIC – D	Tube of 40	TRS232CD	TREASO		
	50IC - D	Reel of 2500	TRS232CDR	- TRS232C		
	SOIC - DW	Tube of 40	TRS232CDW	TREADOC		
	50IC - DW	Reel of 2000	TRS232CDWR	- TRS232C		
	SOP – NS	Reel of 2000	TRS232CNSR	TRS232C		
	TSSOP – PW	Tube of 25	TRS232CPW	TDC0000		
	1330P - PW	Reel of 2000	TRS232CPWR	- TRS232C		
	PDIP – N	Tube of 25	TRS232IN	TRS232IN		
	SOIC – D	Tube of 40	TRS232ID	TDC0001		
	50IC - D	Reel of 2500	TRS232IDR	- TRS2321		
–40°C to 85°C	SOIC - DW	Tube of 40	TRS232IDW	TDC0001		
-40°C 10 85°C	50IC - DW	Reel of 2000	TRS232IDWR	- TRS232I		
	SOP – NS	Reel of 2000	TRS232INSR	TRS232I		
	TSSOP – PW	Tube of 25	TRS232IPW	TREASO		
	1330P - PW	Reel of 2000	TRS232IPWR	- TRS2321		

(1)

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging. For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com. (2)



#### SLLS861A-AUGUST 2007-REVISED SEPTEMBER 2008

#### **FUNCTION TABLES**

Each Driver<sup>(1)</sup>

INPUT TnIN	OUTPUT TnOUT
L	Н
Н	L


(1) H = high level, L = low level

#### Each Receiver<sup>(1)</sup>

INPUT RnIN	OUTPUT RnOUT
L	Н
Н	L

(1) H = high level, L = low level

### LOGIC DIAGRAM (POSITIVE LOGIC)



## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Input supply voltage range <sup>(2)</sup>		-0.3	6	V
$V_{S+}$	Positive-output supply voltage range	supply voltage range t supply voltage range nge Driver Receiver range T10UT, T20UT R10UT, R20UT			V
V <sub>S-</sub>	Negative-output supply voltage range		-0.3	-15	V
V		Driver	-0.3	$V_{CC} + 0.3$	V
VI	Input voltage range	Receiver		±30	v
V		T1OUT, T2OUT	V <sub>S-</sub> - 0.3	V <sub>S+</sub> + 0.3	N/
Vo	Output voltage range	R1OUT, R2OUT	-0.3	$V_{CC} + 0.3$	V
	Short-circuit duration	T1OUT, T2OUT		Unlimited	
		D package		73	
		DW package		57	
$\theta_{JA}$	Package thermal impedance <sup>(3)(4)</sup>	N package		67	°C/W
		NS package		64	
		PW package		108	
TJ	Operating virtual junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to network GND. (2)

Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient (3) temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability. The package thermal impedance is calculated in accordance with JESD 51-7.

(4)

### **Recommended Operating Conditions**

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	T1IN, T2IN	2			V
V <sub>IL</sub>	Low-level input voltage	T1IN, T2IN			0.8	V
	Receiver input voltage	R1IN, R2IN			±30	V
-		TRS232C	0		70	
IA	Operating free-air temperature	-40		85	°C	

### Electrical Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 4)

	PARAMETER	TE	ST CONDITIONS	MIN	<b>TYP</b> <sup>(2)</sup>	MAX	UNIT
I <sub>CC</sub>	Supply current	$V_{CC} = 5.5 V,$	All outputs open, $T_A = 25^{\circ}C$		8	10	mA

Test conditions are C1–C4 = 1  $\mu F$  at V<sub>CC</sub> = 5 V  $\pm$  0.5 V. All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C. (1)

(2)

### **DRIVER SECTION**

### **Electrical Characteristics**<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature range

	PARAMETER	1	TEST CON	MIN	<b>TYP</b> <sup>(2)</sup>	MAX	UNIT	
$V_{OH}$	High-level output voltage	T1OUT, T2OUT	$R_L = 3 k\Omega$ to GND		5	7		V
V <sub>OL</sub>	Low-level output voltage <sup>(3)</sup>	T1OUT, T2OUT	$R_L = 3 k\Omega$ to GND			-7	-5	V
r <sub>o</sub>	Output resistance	T1OUT, T2OUT	$V_{S+} = V_{S-} = 0,$	$V_0 = \pm 2 V$	300			Ω
$I_{OS}^{(4)}$	Short-circuit output current	T1OUT, T2OUT	V <sub>CC</sub> = 5.5 V,	$V_{O} = 0$		±10		mA
I <sub>IS</sub>	Short-circuit input current	T1IN, T2IN	V <sub>1</sub> = 0				200	μA

Test conditions are C1-C4 = 1 μF at V<sub>CC</sub> = 5 V ± 0.5 V.
 All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.
 The algebraic convention, in which the least-positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels only.

(4) Not more than one output should be shorted at a time.

## Switching Characteristics<sup>(1)</sup>

 $V_{CC}=5~V,~T_{A}=25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Driver slew rate	$R_L = 3 \text{ k}\Omega$ to 7 k $\Omega$ , See Figure 2			30	V/µs
SR(t)	Driver transition region slew rate	See Figure 3		3		V/µs
	Data rate	One TnOUT switching		120		kbit/s

(1) Test conditions are C1–C4 = 1  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V.

SLLS861A-AUGUST 2007-REVISED SEPTEMBER 2008

## **RECEIVER SECTION**

## **Electrical Characteristics**<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature range

	PARAMETER	TEST CON	MIN	<b>TYP</b> <sup>(2)</sup>	MAX	UNIT		
$V_{OH}$	High-level output voltage	R1OUT, R2OUT	$I_{OH} = -1 \text{ mA}$		3.5			V
$V_{OL}$	Low-level output voltage <sup>(3)</sup>	R1OUT, R2OUT	I <sub>OL</sub> = 3.2 mA				0.4	V
$V_{\text{IT+}}$	Receiver positive-going input threshold voltage	R1IN, R2IN	$V_{CC} = 5 V$ ,	$T_A = 25^{\circ}C$		1.7	2.4	V
$V_{IT-}$	Receiver negative-going input threshold voltage	R1IN, R2IN	$V_{CC} = 5 V,$	$T_A = 25^{\circ}C$	0.8	1.2		V
V <sub>hys</sub>	Input hysteresis voltage	R1IN, R2IN	$V_{CC} = 5 V$		0.2	0.5	1	V
r <sub>i</sub>	Receiver input resistance	R1IN, R2IN	$V_{CC} = 5 V$ ,	$T_A = 25^{\circ}C$	3	5	7	kΩ

(1)

(2) (3)

Test conditions are C1–C4 = 1  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C. The algebraic convention, in which the least-positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels only.

## Switching Characteristics<sup>(1)</sup>

 $V_{CC} = 5 \text{ V}, \text{ } \text{T}_{A} = 25^{\circ}\text{C} \text{ (see Figure 1)}$ 


	PARAMETER	ТҮР	UNIT
t <sub>PLH(R)</sub>	Receiver propagation delay time, low- to high-level output	500	ns
t <sub>PHL(R)</sub>	Receiver propagation delay time, high- to low-level output	500	ns

(1) Test conditions are C1–C4 = 1  $\mu F$  at V\_{CC} = 5 V  $\pm$  0.5 V.



SLLS861A-AUGUST 2007-REVISED SEPTEMBER 2008

### PARAMETER MEASUREMENT INFORMATION




- A. The pulse generator has the following characteristics:  $Z_0 = 50 \Omega$ , duty cycle  $\leq 50\%$ .
- B.  $C_L$  includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.

#### Figure 1. Receiver Test Circuit and Waveforms for $t_{\text{PHL}}$ and $t_{\text{PLH}}$ Measurements

SLLS861A-AUGUST 2007-REVISED SEPTEMBER 2008


www.ti.com



### PARAMETER MEASUREMENT INFORMATION (continued)

- A. The pulse generator has the following characteristics:  $Z_O = 50 \ \Omega$ , duty cycle  $\leq 50\%$ .
- B. C<sub>L</sub> includes probe and jig capacitance.

#### Figure 2. Driver Test Circuit and Waveforms for t<sub>PHL</sub> and t<sub>PLH</sub> Measurements (5-µs Input)



#### WAVEFORMS


A. The pulse generator has the following characteristics:  $Z_O = 50 \ \Omega$ , duty cycle  $\leq 50\%$ .

#### Figure 3. Test Circuit and Waveforms for $t_{THL}$ and $t_{TLH}$ Measurements (20- $\mu$ s Input)

TEXAS INSTRUMENTS

www.ti.com

#### SLLS861A-AUGUST 2007-REVISED SEPTEMBER 2008



**APPLICATION INFORMATION** 

 $^{\dagger}$  C3 can be connected to V<sub>CC</sub> or GND.

- A. Resistor values shown are nominal.
- B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown. In addition to the 1-μF capacitors shown, the TRS202 can operate with 0.1-μF capacitors.

**Figure 4. Typical Operating Circuit** 



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TRS232D	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS232	
TRS232DR	LIFEBUY	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS232	
TRS232DWR	LIFEBUY	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS232	
TRS232ID	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS232I	
TRS232IN	LIFEBUY	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	TRS232IN	
TRS232NSR	LIFEBUY	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS232	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





Texas

\*All dimensions are nominal


STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRS232DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TRS232DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TRS232DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
TRS232NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



## PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TRS232DR	SOIC	D	16	2500	356.0	356.0	35.0
TRS232DR	SOIC	D	16	2500	340.5	336.1	32.0
TRS232DWR	SOIC	DW	16	2000	350.0	350.0	43.0
TRS232NSR	SO	NS	16	2000	356.0	356.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

### TUBE



## - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TRS232D	D	SOIC	16	40	506.6	8	3940	4.32
TRS232D	D	SOIC	16	40	507	8	3940	4.32
TRS232ID	D	SOIC	16	40	507	8	3940	4.32
TRS232IN	N	PDIP	16	25	506	13.97	11230	4.32


# **NS0016A**



## **PACKAGE OUTLINE**

SOP - 2.00 mm max height

SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.




# NS0016A

# **EXAMPLE BOARD LAYOUT**

## SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# NS0016A

# **EXAMPLE STENCIL DESIGN**

## SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



## **DW 16**


# **GENERIC PACKAGE VIEW**

## SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

7.5 x 10.3, 1.27 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **DW0016A**



## **PACKAGE OUTLINE**

SOIC - 2.65 mm max height

SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.




# DW0016A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## DW0016A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


9. Board assembly site may have different recommendations for stencil design.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

## D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated