


Π	RF	Ц	N/	21)2	5	D	h	
				02	$ \odot$	\mathbf{J}		V	

HEXFET[®] Power MOSFET

V _{DSS}	25	v
V _{GS} max	±20	V
R _{DS(on)} max (@ V _{GS} = 10V)	7.7	mΩ
(@ V _{GS} = 4.5V)	13.4	
Qg (typical)	7.7	nC
I _D (@Τ _{C (Bottom)} = 25°C)	25⑦	Α

Applications

Control MOSFET for synchronous buck converter





Features		Benefits
Low Thermal Resistance to PCB (<4.1°C/W)		Enable better Thermal Dissipation
Low Profile (<1.05mm)		Increased Power Density
Industry-Standard Pin out	results ir	Multi-Vendor Compatibility
Compatible with Existing Surface Mount Techniques	\Rightarrow	Easier Manufacturing
RoHS Compliant, Halogen-Free		Environmentally Friendlier
MSL1, Consumer Qualification		Increased Reliability

Base part number Backage Type		Standard P	ack	Ordereble Port Number
Base part number	Package Type	Form	Quantity	Orderable Part Number
IRFHM8235PbF	PQFN 3.3 mm x 3.3 mm	Tape and Reel	4000	IRFHM8235TRPbF

Absolute Maximum Ratings

	Parameter	Max.	Units
V _{GS}	Gate-to-Source Voltage	± 20	V
I _D @ T _A = 25°C	Continuous Drain Current, V _{GS} @ 10V	16	
I _D @ T _A = 70°C	Continuous Drain Current, V _{GS} @ 10V	13	
I _D @ T _{C(Bottom)} = 25°C	Continuous Drain Current, V _{GS} @ 10V	50 ©⑦	
I _D @ T _{C(Bottom)} = 100°C	Continuous Drain Current, V _{GS} @ 10V	3260	Α
I _D @ T _C = 25°C			
I _{DM}	Pulsed Drain Current ①	240®	
P _D @T _A = 25°C	Power Dissipation (5)	3.0	
P _D @T _{C(Bottom)} = 25°C	Power Dissipation (5)	30	W
	Linear Derating Factor	0.024	W/°C
TJ	Operating Junction and	-55 to + 150	80
T _{STG}	Storage Temperature Range		°C

Notes ① through ⑧ are on page 10

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	25			V	V _{GS} = 0V, I _D = 250µA
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		19			Reference to 25° C, I _D = 1.0mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		6.2	7.7		V _{GS} = 10V, I _D = 20A ③
			10.3	13.4	mΩ	V _{GS} = 4.5V, I _D = 16A ③
V _{GS(th)}	Gate Threshold Voltage	1.35	1.8	2.35	V	
$\Delta V_{GS(th)}$	Gate Threshold Voltage Coefficient		-5.9		mV/°C	$V_{DS} = V_{GS}, I_D = 25\mu A$
I _{DSS}	Drain-to-Source Leakage Current			1.0		$V_{DS} = 20V, V_{GS} = 0V$
				150	μA	V _{DS} = 20V, V _{GS} = 0V, T _J = 125°C
I _{GSS}	Gate-to-Source Forward Leakage			100	50	V _{GS} = 20V
	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -20V
gfs	Forward Transconductance	43			S	V _{DS} = 10V, I _D = 20A
Q _g	Total Gate Charge		16		nC	V_{GS} = 10V, V_{DS} = 13V, I_{D} = 20A
Q _g	Total Gate Charge		7.7	12		
Q _{gs1}	Pre-Vth Gate-to-Source Charge		1.9			V _{DS} = 13V
Q _{gs2}	Post-Vth Gate-to-Source Charge		1.3		nC	V _{GS} = 4.5V
Q_{gd}	Gate-to-Drain Charge		2.7		IIC	I _D = 20A
Q _{godr}	Gate Charge Overdrive		1.5			
Q _{sw}	Switch Charge (Q _{gs2} + Q _{gd})		4.0			
Q _{oss}	Output Charge		6.4		nC	$V_{DS} = 16V, V_{GS} = 0V$
R _G	Gate Resistance		1.6		Ω	
t _{d(on)}	Turn-On Delay Time		7.9			V _{DD} = 13V, V _{GS} = 4.5V
tr	Rise Time		16			I _D = 20A
t _{d(off)}	Turn-Off Delay Time		7.5		ns	R _G =1.8Ω
t _f	Fall Time		5.2			
C _{iss}	Input Capacitance		1040			V _{GS} = 0V
C _{oss}	Output Capacitance		300		pF	V _{DS} = 10V
C _{rss}	Reverse Transfer Capacitance		120			f = 1.0MHz

Avalanche Characteristics

	Parameter	Тур.	Max.	Units
E _{AS}	Single Pulse Avalanche Energy ②		41	mJ

Diode Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
I _S	Continuous Source Current (Body Diode)			25⑦		MOSFET symbol showing the
I _{SM}	Pulsed Source Current (Body Diode) ①			240®		integral reverse
V_{SD}	Diode Forward Voltage			1.0	V	T _J = 25°C, I _S = 20A, V _{GS} = 0V ③
t _{rr}	Reverse Recovery Time		10	15	ns	T _J = 25°C, I _F = 20A, V _{DD} = 13V
Q _{rr}	Reverse Recovery Charge		4.9	7.4	nC	di/dt = 300A/µs ③

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$ (Bottom)	Junction-to-Case ④		4.1	
R _{θJC} (Top)	Junction-to-Case ④		42	°C/W
$R_{ ext{ heta}JA}$	Junction-to-Ambient		42	C/VV
R _{θJA} (<10s)	Junction-to-Ambient		28	







Fig 1. Typical Output Characteristics










Fig 5. Typical Capacitance vs. Drain-to-Source Voltage

IRFHM8235PbF








Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage






Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current vs. Case Temperature

IRFHM8235PbF




Fig 8. Maximum Safe Operating Area




Fig 10. Threshold Voltage Vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case



IRFHM8235PbF




Fig 12. On-Resistance vs. Gate Voltage

Fig 13. Maximum Avalanche Energy vs. Drain Current





Fig 14. Single avalanche event: pulse current vs. pulse width


infineon

IRFHM8235PbF



* Use P-Channel Driver for P-Channel Measurements ** Reverse Polarity for P-Channel

*** V_{GS} = 5V for Logic Level Devices






Fig 16a. Unclamped Inductive Test Circuit




Fig 17a. Switching Time Test Circuit




Fig 18a. Gate Charge Test Circuit




Fig 16b. Unclamped Inductive Waveforms




Fig 17b. Switching Time Waveforms




Fig 18b. Gate Charge Waveform




Placement and Layout Guidelines

The typical application topology for this product is the synchronous buck converter. These converters operate at high frequencies (typically around 400 kHz). During turn-on and turn-off switching cycles, the high di/dt currents circulating in the parasitic elements of the circuit induce high voltage ringing which may exceed the device rating and lead to undesirable effects. One of the major contributors to the increase in parasitics is the PCB power circuit inductance.

This section introduces a simple guideline that mitigates the effect of these parasitics on the performance of the circuit and provides reliable operation of the devices.


To reduce high frequency switching noise and the effects of Electromagnetic Interference (EMI) when the control MOSFET (Q1) is turned on, the layout shown in Figure 19 is recommended. The input bypass capacitors, control MOSFET and output capacitors are placed in a tight loop to minimize parasitic inductance which in turn lowers the amplitude of the switch node ringing, and minimizes exposure of the MOSFETs to repetitive avalanche conditions.

When the synchronous MOSFET (Q2) is turned on, high average DC current flows through the path indicated in Figure 19. Therefore, the Q2 turn-on path should be laid out with a tight loop and wide traces at both ends of the inductor to minimize loop resistance.







PQFN 3.3 x 3.3 Outline "C" Package Details




-D-





BILL	MILLIN	IETERS	INCH	IES
DIM	MIN	MAX	MIN	MAX
А	0.70	0.80	.0276	.0315
A1	0.10	0.25	.0039	.0098
Ь	0.25	0.35	.0098	.0138
b1	0.05	0.15	.0020	.0059
D	3.20	3.40	.1260	.1339
D1	3.00	3.20	.1181	.1260
D2	2.39	2.59	.0941	.1020
E	3.25	3.45	.1280	.1358
E1	3.00	3.20	.1181	.1260
E2	1.78	1.98	.0701	.0780
е	0.65	BSC	.0255 BSC	
j	0.30	0.50	.0118	.0197
k	0.59	0.79	.0232	.0311
n	0.30	0.50	.0118	.0197
М	0.03	0.23	.0012	.0091
P	1 O*	12°	1 O°	12*
z	0.50	0.70	.0197	.0276

PQFN 3.3 x 3.3 Outline "G" Package Details




DIM	MILLIN	IETERS	INCH	IES	
Dilwi	MIN	MAX	MIN	MAX	
А	0.80	0.90	.0315	.0354	
A1	0.12	0.22	.0047	.0086	
b	0.22	0.42	.0087	.0165	
b1	0.05	0.15	.0020	.0059	
D	3.30	BSC	.1299	BSC	
D1	3.10	BSC	.1220) BSC	
D2	2.29	2.69	.0902	.1059	
E	3.30	BSC	.1299 BSC		
E1	3.10	BSC	.1220 BSC		
E2	1.85	2.05	.0728	.0807	
е	0.65	BSC	.0255 BSC		
j	0.15	0.35	.0059	.0137	
k	0.75	0.95	.0295	.0374	
n	0.15	0.35	.0059	.0137	
м	NOM.	0.20	NOM.	.0078	
P	9°	1 1°	9°	11°	

For more information on board mounting, including footprint and stencil recommendation, please refer to application note AN-1136: http://www.irf.com/technical-info/appnotes/an-1136.pdf For more information on package inspection techniques, please refer to application note AN-1154: http://www.irf.com/technical-info/appnotes/an-1154.pdf

2016-2-23




PQFN 3.3mm x 3.3mm Outline Part Marking



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/





Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



Qualification Information[†]

Qualification Level	Consumer ^{††} (per JEDEC JESD47F guidelines)			
Moisture Sensitivity Level	PQFN 3.3mm x 3.3mm	MSL1 (per JEDEC J-STD-020D ^{†††})		
RoHS Compliant	Yes			

- † Qualification standards can be found at International Rectifier's web site: http://www.irf.com/product-info/reliability/
- ++ Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information: <u>http://www.irf.com/whoto-call/salesrep/</u>
- +++ Applicable version of JEDEC standard at the time of product release.

Notes:

- $\odot\,$ Repetitive rating; pulse width limited by max. junction temperature.
- @ Starting T_J = 25°C, L = 0.21mH, R_G = 50 $\Omega,$ I_{AS} = 20A.
- 3 Pulse width $\leq400\mu s;$ duty cycle $\leq2\%.$
- B R_{θ} is measured at T_J of approximately 90°C.
- S When mounted on 1 inch square 2 oz copper pad on 1.5x1.5 in. board of FR-4 material. Please refer to AN-994 for more details: <u>http://www.irf.com/technical-info/appnotes/an-994.pdf</u>
- © Calculated continuous current based on maximum allowable junction temperature.
- ⑦ Current is limited to 25A by source bonding technology.
- Pulse drain current is limited to 100A by source bonding technology.

Revision History

Date	Comments
6/5/2014	 Updated schematic on page 1 Updated part marking on page 8 Updated tape and reel on page 9
6/30/2014	Remove "SAWN" package outline on page 8.
2/23/2016	 Updated datasheet with corporate template Updated package outline to reflect the PCN # (241-PCN30-Public) for "Option C" and "Option G" on page 8.

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<u>www.infineon.com</u>).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.