March 2013



Features

FAIRCHILD

SEMICONDUCTOR

- 600 mA or 1 A Output Current Capability
- 26 µA Typical Quiescent Current
- 3 MHz Fixed-Frequency Operation
- Best-in-Class Load Transient Response
- Best-in-Class Efficiency
- 2.3 V to 5.5 V Input Voltage Range
- 2.5 V to 3.3 V Fixed Output Voltage
- Low Ripple Light-Load PFM Mode
- Forced PWM and External Clock Synchronization
- Internal Soft-Start
- Input Under-Voltage Lockout (UVLO)
- Thermal Shutdown and Overload Protection
- Optional Output Discharge
- 6-Bump WLCSP, 0.4 mm Pitch

Applications

- 3G, 4G, WiFi[®], WiMAX[™], and WiBro[®] Data Cards
- Tablets
- DSC, DVC
- Netbooks[®], Ultra-Mobile PCs

All trademarks are the property of their respective owners.

Description

The FAN53600/10 is a 3 MHz step-down switching voltage regulator, available in 600 mA or 1 A options, that delivers a fixed output from an input voltage supply of 2.5 V to 5.5 V. Using a proprietary architecture with synchronous rectification, the FAN53600/10 is capable of delivering a peak efficiency of 92%, while maintaining efficiency over 80% at load currents as low as 1 mA.

The regulator operates at a nominal fixed frequency of 3 MHz, which reduces the value of the external components to as low as 1 μH for the output inductor and 4.7 μF for the output capacitor. In addition, the Pulse-Width Modulation (PWM) modulator can be synchronized to an external frequency source.

At moderate and light loads, Pulse Frequency Modulation (PFM) is used to operate the device in Power-Save Mode with a typical quiescent current of 26 μ A. Even with such a low quiescent current, the part exhibits excellent transient response during large load swings. At higher loads, the system automatically switches to fixed-frequency control, operating at 3 MHz. In Shutdown Mode, the supply current drops below 1 μ A, reducing power consumption. For applications that require minimum ripple or fixed frequency, PFM Mode can be disabled using the MODE pin.

The FAN53600/10 is available in 6-bump, 0.4 mm pitch, Wafer-Level Chip-Scale Package (WLCSP).




Figure 1. Typical Application


Ordering Information

Part Number	Output Voltage ⁽¹⁾	Max. Output Current	Active Discharge ⁽²⁾	Package	Temperature Range	Packing
FAN53610AUC29X	2.9 V	1 A	Yes			
FAN53610AUC30X	3.0 V	1A	Yes	WLCSP-6, 0.4 mm Pitch	–40 to +85°C	Tape and Reel
FAN53600AUC33X	3.3 V	600 mA	Yes			

Notes:

1. Other voltage options available on request. Contact a Fairchild representative.

2. All voltage and output current options are available with or without active discharge. Contact a Fairchild representative.



Pin Definitions

Pin #	Name	Description
A1	MODE	MODE . Logic 1 on this pin forces the IC to stay in PWM Mode. Logic 0 allows the IC to automatically switch to PFM Mode during light loads. The regulator also synchronizes its switching frequency to two times the frequency provided on this pin. Do not leave this pin floating.
B1	SW	Switching Node. Connect to output inductor.
C1	FB	Feedback. Connect to output voltage.
C2	GND	Ground. Power and IC ground. All signals are referenced to this pin.
B2	EN	Enable . The device is in Shutdown Mode when voltage to this pin is <0.4 V and enabled when >1.2 V. Do not leave this pin floating.
A2	VIN	Input Voltage. Connect to input power source.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter			Max.	Unit
V _{IN}	Input Voltage	Input Voltage			V
V _{SW}	Voltage on SW Pin			$V_{IN} + 0.3^{(3)}$	V
V _{CTRL}	EN and MODE Pin Voltage		-0.3	V_{IN} + 0.3 ⁽³⁾	V
	Other Pins		-0.3	$V_{IN} + 0.3^{(3)}$	V
ESD	Electrostatic Discharge	Human Body Model per JESD22-A114	3.5		kV
ESD	Protection Level	Charged Device Model per JESD22-C101	1	.5	KV
TJ	Junction Temperature		-40	+150	°C
T _{STG}	Storage Temperature			+150	°C
TL	Lead Soldering Temperature,	10 Seconds		+260	°C

Note:

3. Lesser of 7 V or $V_{\text{IN}}\text{+}0.3$ V.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter		Min.	Тур.	Max.	Unit
Vcc	Supply Voltage Range		2.3		5.5	V
	Output Current	FAN53600	0		600	mA
IOUT	Output Current	FAN53610	0		1	A
L	Inductor			1		μH
CIN	Input Capacitor			2.2		μF
6	Output Capacitor V _{OUT} <2	Output Capacitor V _{OUT} <2.7 V		4.7	12.0	μF
C _{OUT}	V _{OUT} ≥2.7 V			10		
T _A	Operating Ambient Temperature		-40		+85	°C
TJ	Operating Junction Temp	perature	-40		+125	°C

Thermal Properties

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with two-layer 1s2p boards in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature $T_{J(max)}$ at a given ambient temperature T_A .

Symbol	Parameter	Typical	Unit
θ_{JA}	Junction-to-Ambient Thermal Resistance	150	°C/W

Electrical Characteristics

Minimum and maximum values are at $V_{IN} = V_{EN} = 2.3 \text{ V}$ to 5.5 V, $V_{MODE} = 0 \text{ V}$ (AUTO Mode), and $T_A = -40^{\circ}\text{C}$ to +85°C; circuit of Figure 1, unless otherwise noted. Typical values are at $T_A = 25^{\circ}\text{C}$, $V_{IN} = V_{EN} = 3.6 \text{ V}$, $V_{OUT} = 2.9 \text{ V}$.

Symbol	Parameter		Conditions	Min.	Тур.	Max.	Unit
Power Su	upplies					•	
			No Load, Not Switching		26		μA
Ι _Q	Quiescent Current	t	PWM Mode		3		mA
I _(SD)	Shutdown Supply	Current	V _{IN} = 3.6 V, EN = GND		0.25	1.00	μA
V _{UVLO}	Under-Voltage Lo	ckout Threshold	Rising V _{IN}		2.15	2.27	V
VUVHYST	Under-Voltage Lo	ckout Hysteresis			200		mV
Logic Inp	outs: EN and MOD	E Pins			•	•	
VIH	Enable HIGH-Leve	el Input Voltage		1.2			V
VIL	Enable LOW-Leve	el Input Voltage				0.4	V
V _{LHYST}	Logic Input Hyster	resis Voltage			100		mV
I _{IN}	Enable Input Leak	age Current	Pin to V _{IN} or GND		0.01	1.00	μA
Switchin	g and Synchroniza	ation					
f _{SW}	Switching Frequer	ncy ⁽⁴⁾	V _{IN} = 3.6 V, T _A = 25°C	2.7	3.0	3.3	MHz
f _{SYNC}	MODE Synchronization Range ⁽⁴⁾		Square Wave at MODE Input	1.3	1.5	1.7	MHz
Regulatio	on						
			$\begin{split} I_{\text{LOAD}} &= 0 \text{ to } 400 \text{ mA}, \\ V_{\text{IN}} &\geq V_{\text{OUT}} + 150 \text{ mV} \end{split}$	-5		+3	%
		2.500 V to 2.900 V	$\begin{split} I_{\text{LOAD}} &= 0 \text{ to } 600 \text{ mA}, \\ V_{\text{IN}} &\geq V_{\text{OUT}} + 300 \text{ mV} \end{split}$	-3		+3	%
Vo	Output Voltage Accuracy		I _{LOAD} = 0 to 1000 mA, V _{IN} =3.6V	-4		+3	%
		2 000 1/ to 2 200 1/	$\begin{split} I_{\text{LOAD}} &= 0 \text{ to } 600 \text{ mA}, \\ V_{\text{IN}} &\geq V_{\text{OUT}} + 300 \text{ mV} \end{split}$	-3		+3	%
		2.900 V to 3.300 V I _{LOAD} = 0 to V _{IN} =5.0 V	I _{LOAD} = 0 to 1000 mA, V _{IN} =5.0 V	-4		+3	%
t _{ss}	Soft-Start		From EN Rising Edge		180	300	μs
Output D	river						
_	PMOS On Resista	ance	V _{IN} = V _{GS} = 3.6 V		175		mΩ
$R_{DS(on)}$	NMOS On Resista	ance	V _{IN} = V _{GS} = 3.6 V		165		mΩ
			Open-Loop for FAN53600	900	1100	1250	mA
I _{LIM(OL)}	PMOS Peak Curre	ent Limit	Open-Loop for FAN53610	1500	1750	2000	mA
R _{DIS}	Output Discharge	Resistance	EN = GND		230		Ω
T _{TSD}	Thermal Shutdow		CCM Only		150		°C
T _{HYS}	Thermal Shutdow		-		15		°C
Notes:			<u>۱</u> ــــــــــــــــــــــــــــــــــــ		-	Į	<u> </u>


Notes:

4. Limited by the effect of t_{OFF} minimum (see Operation Description section).


5. The Electrical Characteristics table reflects open-loop data.

Typical Performance Characteristics

Unless otherwise noted, V_{IN} = V_{EN} = 3.6 V, V_{MODE} = 0 V (AUTO Mode), and T_{A} = 25°C.












Figure 5. Efficiency vs. Load Current and Temperature V_{IN}=5 V, V_{OUT}=3.3 V, Dotted for FPWM




Figure 7. Efficiency vs. Load Current and Temperature, V_{OUT}=2.9 V, Dotted for FPWM

Typical Performance Characteristics (Continued)

Unless otherwise noted, V_{IN} = V_{EN} = 3.6 V, V_{MODE} = 0 V (AUTO Mode), and T_A = 25°C.




Figure 8. △V_{OUT} (%) vs. Load Current and Input Voltage, V_{OUT}=2.9 V, Normalized to 3.6 V_{IN}, 500 mA Load, FPWM, Dotted for Auto Mode






Figure 10. PFM / PWM /100% Duty Cycle Boundary vs. Input Voltage, V_{OUT}=2.9 V








Figure 9. ΔV_{OUT} (%) vs. Load Current and Input Voltage, V_{OUT}=3.3 V, Normalized to 3.6 V_{IN}, 500 mA Load, FPWM, Dotted for Auto Mode






Figure 11. PFM / PWM /100% Duty Cycle Boundary vs. Input Voltage, V_{OUT}=3.3 V





Typical Performance Characteristics (Continued)

Unless otherwise noted, V_{IN} = V_{EN} = 3.6 V, V_{MODE} = 0 V (AUTO Mode), and T_{A} = 25°C.




Figure 14. Output Ripple vs. Load Current and Input Voltage, V_{OUT}=2.9 V, FPWM, Dotted for Auto Mode




Figure 16. Frequency vs. Load Current and Input Voltage, V_{OUT}=2.9 V, Auto Mode, Dotted for FPWM









Figure 18. Load Transient, V_{IN}=5 V, V_{OUT}=3.3 V, 10-200-10 mA, 100 ns Edge
















Typical Performance Characteristics (Continued)

Unless otherwise noted, V_{IN} = V_{EN} = 3.6 V, V_{MODE} = 0 V (AUTO Mode), and T_A = 25°C.










Figure 22. Line Transient, 3.3-3.9-3.3 V_{IN}, 10 μs Edge, $V_{OUT} {=} 2.9$ V, 58 mA Load








Figure 21. Load Transient, V_{IN}=5 V, V_{OUT}=2.9 V, 200-800-200 mA, 100 ns Edge






Figure 23. Line Transient, 3.3-3.9-3.3 V $_{\rm IN}$, 10 μs Edge, V $_{\rm OUT}$ =2.9 V, 600 mA Load





© 2010 Fairchild Semiconductor Corporation FAN53600 / FAN53610 • Rev. 1.0.2

Typical Performance Characteristics (Continued)

Unless otherwise noted, V_{IN} = V_{EN} = 3.6 V, V_{MODE} = 0 V (AUTO Mode), and T_A = 25°C.




Figure 26. Startup, V_{OUT} =2.9 V, 4.7 Ω Load




Figure 27. Over-Current, Load Increasing Past Current Limit, V_{OUT}=2.9 V, FAN53600




Figure 28. 250 m Ω Fault, Rapid Fault, V_{OUT}=2.9 V, FAN53600

9

Operation Description

The FAN53600/10 is a 3 MHz, step-down switching voltage regulator, available in 600 mA or 1 A options, that delivers a fixed output from an input voltage supply of 2.3 V to 5.5 V. Using a proprietary architecture with synchronous rectification, the FAN53600/10 is capable of delivering a peak efficiency of 92%, while maintaining efficiency over 80% at load currents as low as 1 mA.

The regulator operates at a nominal fixed frequency of 3 MHz, which reduces the value of the external components to as low as 1 μ H for the output inductor and 4.7 μ F for the output capacitor. In addition, the PWM modulator can be synchronized to an external frequency source.

Control Scheme

The FAN53600/10 uses a proprietary, non-linear, fixedfrequency PWM modulator to deliver a fast load transient response, while maintaining a constant switching frequency over a wide range of operating conditions. The regulator performance is independent of the output capacitor ESR, allowing the use of ceramic output capacitors. Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency loop holds the switching frequency constant over a large range of input voltages and load currents.

For very light loads, the FAN53600/10 operates in Discontinuous Current (DCM), single-pulse, PFM Mode; which produces low output ripple compared with other PFM architectures. Transition between PWM and PFM is seamless, with a glitch of less than 18 mV at V_{OUT} during the transition between DCM and CCM modes.

Combined with exceptional transient response characteristics, the very low quiescent current of the controller (26 μ A) maintains high efficiency, even at very light loads, while preserving fast transient response for applications requiring tight output regulation.

100% Duty Cycle Operation

When V_{IN} approaches V_{OUT} , the regulator increases its duty cycle until 100% duty cycle is reached. As the duty cycle approaches 100%, the switching frequency declines due to the minimum off-time ($t_{OFF(MIN)}$) of about 50 ns imposed by the control circuit. When 100% duty cycle is reached, V_{OUT} follows V_{IN} with a drop-out voltage ($V_{DROPOUT}$) determined by the total resistance between V_{IN} and V_{OUT} as calculated by:

$$V_{\text{DROPOUT}} = I_{\text{LOAD}} \bullet \left(\text{PMOS } R_{\text{DS(ON)}} + \text{DCR}_{\text{L}} \right)$$
(1)

Enable and Soft-Start

When EN is LOW, all circuits are off and the IC draws ~50 nA of current. When EN is HIGH and V_{IN} is above its UVLO threshold, the regulator begins a soft-start cycle. The output ramp during soft-start is a fixed slew rate of 50 mV/µs from 0 to 1 V_{OUT}, then 12.5 mV/µs until the output reaches its setpoint. Regardless of the state of the MODE pin, PFM Mode is enabled to prevent current from being discharged from C_{OUT} if soft-start begins when C_{OUT} is charged.

All voltage options can be ordered with a feature that actively discharges FB to ground through a 230 Ω path when EN is LOW. Raising EN above its threshold voltage activates the part and starts the soft-start cycle. During soft-start, the internal reference is ramped using an exponential RC shape to prevent overshoot of the output voltage. Current limiting minimizes inrush during soft-start.

The IC may fail to start if heavy load is applied during startup and/or if excessive C_{OUT} is used. This is due to the current-limit fault response, which protects the IC in the event of an over-current condition present during soft-start.

The current required to charge C_{OUT} during soft-start, commonly referred to as "displacement current," is given as:

$$I_{DISP} = C_{OUT} \bullet \frac{dV}{dt}$$
⁽²⁾

where the $\frac{dV}{dt}$ term refers to the soft-start slew rate above.

To prevent shutdown during soft-start, the following condition must be met:

$$I_{DISP} + I_{LOAD} < I_{MAX(DC)}$$
(3)

where $I_{MAX(DC)}$ is the maximum load current the IC is guaranteed to support.

Startup into Large Cout

Multiple soft-start cycles are required for no-load startup if C_{OUT} is greater than 15 μF . Large C_{OUT} requires light initial load to ensure the FAN53600/10 starts appropriately. The IC shuts down for 1.3 ms when I_{DISP} exceeds I_{LIMIT} for more than 210 μs of current limit. The IC then begins a new softstart cycle. Since C_{OUT} retains its charge when the IC is off, the IC reaches regulation after multiple soft-start attempts.

MODE Pin

Logic 1 on this pin forces the IC to stay in PWM Mode. Logic 0 allows the IC to automatically switch to PFM during light loads. If the MODE pin is toggled, with a frequency between 1.3 MHz and 1.7 MHz, the converter synchronizes its switching frequency to two times the frequency on the MODE pin (f_{MODE}).

The MODE pin is internally buffered with a Schmitt trigger, which allows the MODE pin to be driven with slow rise and fall times. An asymmetric duty cycle for frequency synchronization is also permitted as long as the minimum time below $V_{IL(MAX)}$ or above $V_{IH(MAX)}$ is 100 ns.

Current Limit, Fault Shutdown, and Restart

A heavy load or short circuit on the output causes the current in the inductor to increase until a maximum current threshold is reached in the high-side switch. Upon reaching this point, the high-side switch turns off, preventing high currents from causing damage. The regulator continues to limit the current cycle by cycle. After 16 cycles of current limit, the regulator triggers an over-current fault, causing the regulator to shut down for about 1.3 ms before attempting a restart.

If the fault was caused by short circuit, the soft-start circuit attempts to restart and produces an over-current fault after about 250 μ s, which results in a duty cycle of less than 0%, limiting power dissipation.

The closed-loop peak-current limit, $I_{LIM(PK)}$, is not the same as the open-loop tested current limit, $I_{LIM(OL)}$, in the Electrical Characteristics table. This is primarily due to the effect of propagation delays of the IC current-limit comparator.

Under-Voltage Lockout (UVLO)

When EN is HIGH, the under-voltage lockout keeps the part from operating until the input supply voltage rises high enough to properly operate. This ensures no misbehavior of the regulator during startup or shutdown.

Thermal Shutdown (TSD)

When the die temperature increases, due to a high load condition and/or a high ambient temperature, the output switching is disabled until the temperature on the die has fallen sufficiently. The junction temperature at which the thermal shutdown activates is nominally 150°C with a 15°C hysteresis.

Minimum Off-Time and Switching Frequency

 $t_{\text{OFF(MIN)}}$ is 50 ns. This imposes constraints on the maximum V

 $\frac{V_{OUT}}{V_{IN}}$ that the FAN53600/10 can provide, or the maximum

output voltage it can provide at low V_{IN} while maintaining a fixed switching frequency in PWM Mode.

When $V_{\ensuremath{\text{IN}}}$ is LOW, fixed switching frequency is maintained as long as:

$$\frac{V_{OUT}}{V_{IN}} \leq 1 - t_{OFF(MIN)} \bullet f_{SW} \approx 0.85 .$$

The switching frequency drops when the regulator cannot provide sufficient duty cycle at 3 MHz to maintain regulation. This occurs when V_{OUT} >0.85 V_{IN} at high load currents. The calculation for switching frequency is given by:

$$f_{SW} = \min\left(\frac{1}{t_{SW(MAX)}}, 3MHz\right)$$
(4)

where:

$$t_{SW(MAX)} = 50 ns \bullet \left(1 + \frac{V_{OUT} + I_{OUT} \bullet R_{OFF}}{V_{IN} - I_{OUT} \bullet R_{ON} - V_{OUT}} \right)$$
(5)

where:

$$R_{OFF} = R_{DSON_N} + DCR_L$$
$$R_{ON} = R_{DSON_R} + DCR_L$$

Applications Information

Selecting the Inductor

The output inductor must meet both the required inductance and the energy handling capability of the application. The inductor value affects average current limit, the PWM-to-PFM transition point, output voltage ripple, and efficiency.

The ripple current (ΔI) of the regulator is:

$$\Delta I \approx \frac{V_{OUT}}{V_{IN}} \bullet \left(\frac{V_{IN} - V_{OUT}}{L \bullet f_{SW}} \right)$$
(6)

The maximum average load current, $I_{MAX(LOAD)}$, is related to the peak current limit, $I_{LIM(PK)}$, by the ripple current, given by:

$$I_{MAX(LOAD)} = I_{LIM(PK)} - \frac{\Delta I}{2}$$
(7)

The transition between PFM and PWM operation is determined by the point at which the inductor valley current crosses zero. The regulator DC current when the inductor current crosses zero, I_{DCM} , is:

$$I_{\rm DCM} = \frac{\Delta I}{2} \tag{8}$$

The FAN53600/10 is optimized for operation with L = 1 $\mu H,$ but is stable with inductances up to 2.2 μH (nominal). The inductor should be rated to maintain at least 80% of its value at I_LIM(PK).

Efficiency is affected by inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases DCR; but since ΔI increases, the RMS current increases, as do the core and skin effect losses:

$$I_{\text{RMS}} = \sqrt{I_{\text{OUT(DC)}}^2 + \frac{\Delta l^2}{12}}$$
(9)

The increased RMS current produces higher losses through the $R_{DS(ON)}$ of the IC MOSFETs, as well as the inductor DCR.

Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current and higher DCR.

Table 1 shows the effects of inductance higher or lower than the recommended 1 μ H on regulator performance.

Output Capacitor

Table 2 suggests 0402 capacitors. 0603 capacitors may further improve performance in that the effective capacitance is higher. This improves transient response and output ripple.

Increasing C_{OUT} has no effect on loop stability and can therefore be increased to reduce output voltage ripple or to improve transient response. Output voltage ripple, ΔV_{OUT} , is:

$$\Delta V_{OUT} = \Delta I_{L} \left[\frac{f_{SW} \cdot C_{OUT} \cdot ESR^{2}}{2 \cdot D \cdot (1 - D)} + \frac{1}{8 \cdot f_{SW} \cdot C_{OUT}} \right]$$
(10)

Input Capacitor

The 2.2 μ F ceramic input capacitor should be placed as close as possible between the VIN pin and GND to minimize parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed between C_{IN} and the power source lead to reduce ringing that can occur between the inductance of the power source leads and C_{IN}.

The effective capacitance value decreases as $V_{\ensuremath{\text{IN}}}$ increases due to DC bias effects.

Table 1. Effects of Changes in Inductor Value (470 nH Recommended Value) on Regulator Performance

Inductor Value	Inductor Value I _{MAX(LOAD)}		Transient Response
Increase	Increase	Decrease	Degraded
Decrease	Decrease	Increase	Improved

Table 2.	Recommended Passive Components and Variation Due to DC Bias
----------	---

Component	Description	Vendor	Min.	Тур.	Comment
L1	1 μH, 2012, 190 mΩ, 0.8 A	Murata LQM21PN1R0MC0		1 μH	Not recommended for 1 A load
LI	1 μH, 1.4 A, 85 mΩ, 2016	Murata LQM2MPN1R0M		1 μH	Utilized to generate graphs, Figure 4 — Figure 28
C _{IN}	2.2 μF, 6.3 V, X5R, 0402	Murata or Equivalent GRM155R60J225ME15 GRM188R60J225KE19D	1.0 μF	2.2 μF	Decrease primarily due to DC bias (V_{IN}) and elevated temperature
C _{OUT}	4.7 μF, X5R 0603	Murata or Equivalent GRM188R60G106ME47D	1.6 μF	4.7 μF	Decrease primarily due to DC bias (V_{OUT}) and elevated temperature

There are only three external components: the inductor and the input and output capacitors. For any buck switcher IC, including the FAN53600/10, it is important to place a low-ESR input capacitor very close to the IC, as shown in Figure 29. The input capacitor ensures good input decoupling, which helps reduce noise at the output terminals and ensures that the control sections of the IC do not behave erratically due to

excessive noise. This reduces switching cycle jitter and ensures good overall performance. It is important to place the common GND of C_{IN} and C_{OUT} as close as possible to the C2 terminal. There is some flexibility in moving the inductor further away from the IC; in that case, V_{OUT} should be considered at the C_{OUT} terminal.





Figure 29. 3 MHz PCB Layout Guidance



Product-Specific Dimensions

Product	D	E	X	Y
FAN53610AUC29X	1.160 ±0.030	0.860 ±0.030	0.230	0.180
FAN53610AUC30X	1.160 ±0.030	0.860 ±0.030	0.230	0.180
FAN53610UC33X	1.160 ±0.030	0.860 ±0.030	0.230	0.180

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <u>http://www.fairchildsemi.com/packaging/</u>.



TRADE

FETBench™

ed by Fairchild Semiconductor and/or its glob
owerTrench® PowerXS™ Programmable Active Droop™ FET® STM Duiet Series™ apidConfigure™ TapinalWise™ imartMax™ MART START™ Solutions for Your Success™ PM® TEALTH™ SuperSOT™-8 SuperSOT™-8 SuperSOT™-8 SuperSOT®-8 SUPERSOT®-8

The follo global subsidiaries, and is not intended

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

OPTOPLANAR®

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN, NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS

SyncFET™

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein

- intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user
- 1. Life support devices or systems are devices or systems which, (a) are 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Svnc-Lock™ GENERAL®

TinyBoost™ TinyBuck™

TinyCalc™ TinyLogic[®]

TINYOPTO™

TinyPower™ TinyPVVM™

TinyWire™

TranSiC™

µSerDes™

Ultra FRFET™

 μ

UniFET™ VCXTM

VisualMax™

VoltagePlus™

LIHC

XSTN

TriFault Detect™

TRUECURRENT®*

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's guality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 164