




D Series Power MOSFET

PRODUCT SUMMARY						
V _{DS} (V) at T _J max. 550						
R _{DS(on)} max. (Ω) at 25 °C	$V_{GS} = 10 V$	1.5				
Q _g max. (nC)	20					
Q _{gs} (nC)	3					
Q _{gd} (nC)	5					
Configuration	Single					



FEATURES

- Optimal design
 - Low area specific on-resistance
 - Low input capacitance (C_{iss})
 - Reduced capacitive switching losses
 - High body diode ruggedness
 - Avalanche energy rated (UIS)
- · Optimal efficiency and operation
 - Low cost
 - Simple gate drive circuitry
 - Low figure-of-merit (FOM): Ron x Qg
 - Fast switching
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

- Consumer electronics
 - Displays (LCD or plasma TV)
- Server and telecom power supplies
 SMPS
- Industrial
 - Welding
 - Induction heating
 - Motor drives
- Battery chargers

ORDERING INFORMATION	
Package	IPAK (TO-251)
Lead (Pb)-free	SiHU5N50D-E3
Lead (Pb)-free and Halogen-free	SiHU5N50D-GE3

ABSOLUTE MAXIMUM RATINGS (T _C :	= 25 °C, unless otherwis	se noted)		
PARAMETER		SYMBOL	LIMIT	UNIT
Drain-Source Voltage		V _{DS}	500	
Gate-Source Voltage	V	± 30	V	
Gate-Source Voltage AC (f > 1 Hz)	V _{GS}	30		
Continuous Drain Current (T. 150 °C)	$V_{GS} \text{ at } 10 \text{ V} \frac{T_{C} = 25 \text{ °C}}{T_{C} = 100 \text{ °C}}$	I	5.3	
Continuous Drain Current (T _J = 150 °C)	$T_{\rm C} = 100 ^{\circ}{\rm C}$	ID	3.4	A
Pulsed Drain Current ^a	I _{DM}	10		
Linear Derating Factor			0.83	W/°C
Single Pulse Avalanche Energy ^b	E _{AS}	28.8	mJ	
Maximum Power Dissipation	PD	104	W	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C	
Drain-Source Voltage Slope	d\//dt	24	V/ns	
Reverse Diode dV/dt ^d		dV/dt	0.28	v/ns
Soldering Recommendations (Peak temperature) ^c	for 10 s		300	°C

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature.

b. V_{DD} = 50 V, starting T_J = 25 °C, L = 2.3 mH, R_a = 25 Ω , I_{AS} = 5 A.

c. 1.6 mm from case.

d. $I_{SD} \leq I_D$, starting $T_J = 25$ °C.

S16-0109-Rev. B, 25-Jan-16

1

Document Number: 91492



COMPLIANT HALOGEN



THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	62	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.2	0/W

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	= 0 V, I _D = 250 μA	500	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C, I _D = 250 μA	-	0.58	-	V/°C
Gate-Source Threshold Voltage (N)	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μΑ	3	-	5	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 30 V	-	-	± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}		= 500 V, V _{GS} = 0 V ⁷ , V _{GS} = 0 V, T _J = 125 °C	-	-	1 10	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	$I_{\rm D} = 2.5 \rm{A}$	-	1.2	1.5	Ω
Forward Transconductance ^a	9fs		= 20 V, I _D = 2.5 A	-	1.8	-	S
Dynamic				•	1	1	•
Input Capacitance	C _{iss}		$V_{GS} = 0 V$,	-	325	-	
Output Capacitance	C _{oss}		$V_{DS} = 100 V,$	-	34	-	
Reverse Transfer Capacitance	C _{rss}		f = 1 MHz	-	6	-	
Effective Output Capacitance, Energy Related ^b	C _{o(er)}	$V_{DS} = 0$ V to 400 V, $V_{GS} = 0$ V		-	31	-	pF
Effective Output Capacitance, Time Related ^c	C _{o(tr)}			-	41	-	
Total Gate Charge	Qg			-	10	20	
Gate-Source Charge	Q _{gs}	$V_{GS} = 10 V$	$I_D = 2.5 \text{ A}, V_{DS} = 400 \text{ V}$	-	3	-	nC
Gate-Drain Charge	Q _{gd}			-	5	-	
Turn-On Delay Time	t _{d(on)}			-	12	24	
Rise Time	t _r	V _{DD} =	= 400 V, I _D = 2.5 A	-	11	22]
Turn-Off Delay Time	t _{d(off)}	R _g =	9.1 Ω, V _{GS} = 10 V	-	14	28	ns
Fall Time	t _f			-	11	22	
Gate Input Resistance	Rg	f = 1 MHz, open drain		-	1.7	-	Ω
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET sym showing the	MOSFET symbol		-	5	•
Pulsed Diode Forward Current	I _{SM}	integral revers P - N junction		-	-	20	A
Diode Forward Voltage	V _{SD}	T _J = 25 °	C, $I_{S} = 4 \text{ A}, V_{GS} = 0 \text{ V}$	-	-	1.2	V
Reverse Recovery Time	t _{rr}	_		-	320	-	ns
Reverse Recovery Charge	Q _{rr}		5 °C, I _F = I _S = 2.5 A, 100 A/µs, V _B = 20 V	-	1.2	-	μC
Reverse Recovery Current	I _{RRM}		1007 v µ3, v R - 20 v	-	8	-	А

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature.

b. $C_{oss(er)}$ is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS} .

c. $C_{oss(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS} .



Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage

S16-0109-Rev. B, 25-Jan-16

3 echnical questions, contact: hym@visha Document Number: 91492

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Vishay Siliconix





Fig. 7 - Typical Source-Drain Diode Forward Voltage








Fig. 9 - Maximum Drain Current vs. Case Temperature





Fig. 10 - Typical Drain-to-Source Voltage vs. Temperature





S16-0109-Rev. B, 25-Jan-16

4

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Vishay Siliconix




Fig. 12 - Switching Time Test Circuit




Fig. 13 - Switching Time Waveforms




Fig. 14 - Unclamped Inductive Test Circuit




Fig. 15 - Unclamped Inductive Waveforms




Fig. 16 - Basic Gate Charge Waveform





Fig. 17 - Gate Charge Test Circuit

5



Peak Diode Recovery dV/dt Test Circuit



a. $V_{GS} = 5 V$ for logic level devices

Fig. 18 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91492.


For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Case Outline for TO-251AA (High Voltage)

OPTION 1:





	MILLIMETERS		INCHES			MILLIMETERS		INCHES		
DIM.	MIN.	MAX.	MIN.	MAX.		DIM.	MIN.	MAX.	MIN.	MA
А	2.18	2.39	0.086	0.094		D1	5.21	-	0.205	-
A1	0.89	1.14	0.035	0.045		E	6.35	6.73	0.250	0.2
b	0.64	0.89	0.025	0.035		E1	4.32	-	0.170	-
b1	0.65	0.79	0.026	0.031		е	2.29	BSC	2.29	BSC
b2	0.76	1.14	0.030	0.045		L	8.89	9.65	0.350	0.3
b3	0.76	1.04	0.030	0.041		L1	1.91	2.29	0.075	0.0
b4	4.95	5.46	0.195	0.215		L2	0.89	1.27	0.035	0.0
С	0.46	0.61	0.018	0.024		L3	1.14	1.52	0.045	0.06
c1	0.41	0.56	0.016	0.022		θ1	0'	15'	0'	15
c2	0.46	0.86	0.018	0.034		θ2	25'	35'	25'	35
D	5.97	6.22	0.235	0.245			•	•	•	•

DWG: 5968

Notes

- Dimensioning and tolerancing per ASME Y14.5M-1994
- Dimension are shown in inches and millimeters
- Dimension D and E do not include mold flash. Mold flash shall not exceed 0.13 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body
- Thermal pad contour optional with dimensions b4, L2, E1 and D1
- Lead dimension uncontrolled in L3
- Dimension b1, b3 and c1 apply to base metal only
- Outline conforms to JEDEC® outline TO-251AA

Revision: 27-Dec-2021

1


Document Number: 91362

For technical questions, contact: hvmos.techsupport@vishay.com

OPTION 2: FACILITY CODE = N

www.vishay.com

VISHAY



DIM.	MIN.	NOM.	MAX.		DIM.	MIN.	NOM.	MAX
А	2.180	2.285	2.390		D2	5.380	-	-
A1	0.890	1.015	1.140		Е	6.350	6.540	6.73
b	0.640	0.765	0.890		E1	4.32	-	-
b1	0.640	0.715	0.790		е	2.29	BSC	
b2	0.760	0.950	1.140	1	L	8.890	9.270	9.65
b3	0.760	0.900	1.040		L1	1.910	2.100	2.29
b4	4.950	5.205	5.460		L2	0.890	1.080	1.27
С	0.460	-	0.610		L3	1.140	1.330	1.52
c1	0.410	-	0.560		L4	1.300	1.400	1.50
c2	0.460	-	0.610		θ1	0°	7.5°	15°
D	5.970	6.095	6.220	1	θ2	4°	-	-
D1	4.300	-	-					

Notes

Dimensioning and tolerancing per ASME Y14.5M-1994


• All dimension are in millimeters, angles are in degrees

• Heat sink side flash is max. 0.8 mm

2



RECOMMENDED MINIMUM PADS FOR DPAK (TO-252)



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.