

[LTC](https://www.analog.com/LTC6990?doc=LTC6990.pdf)6990

TimerBlox: Voltage Controlled Silicon Oscillator

FEATURES

- ⁿ **Fixed-Frequency or Voltage-Controlled Operation**
	- Fixed: Single Resistor Programs Frequency with **<1.5% Max Error**
	- VCO: Two Resistors Set VCO Center Frequency **and Tuning Range**
- ⁿ **Frequency Range: 488Hz to 2MHz**
- 2.25V to 5.5V Single Supply Operation
- 72uA Supply Current at 100kHz
- 500µs Start-Up Time
- \blacksquare VCO Bandwidth >300kHz at 1MHz
- CMOS Logic Output Sources/Sinks 20mA
- 50% Duty Cycle Square Wave Output
- Output Enable (Selectable Low or Hi-Z When Disabled)
- 55°C to 125°C Operating Temperature Range
- Available in Low Profile (1mm) SOT-23 (ThinSOT[™]) and $2mm \times 3mm$ DFN Package
- AEC-Q100 Qualified for Automotive Applications

APPLICATIONS

- Low Cost Precision Programmable Oscillator
- Voltage-Controlled Oscillator
- High Vibration, High Acceleration Environments
- Replacement for Fixed Crystal and Ceramic Oscillators
- Portable and Battery-Powered Equipment

All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. patents, including 6342817, 6614313.

DESCRIPTION

The LTC®[6990](https://www.analog.com/LTC6990?doc=LTC6990.pdf) is a precision silicon oscillator with a programmable frequency range of 488Hz to 2MHz. It can be used as a fixed-frequency or voltage-controlled oscillator (VCO). The LTC6990 is part of the TimerBlox® family of versatile silicon timing devices.

A single resistor, R_{SFT} , programs the LTC6990's internal master oscillator frequency. The output frequency is determined by this master oscillator and an internal frequency divider, N_{DIV} , programmable to eight settings from 1 to 128.

$$
f_{OUT} = \frac{1 \text{ MHz}}{N_{DIV}} \cdot \frac{50 \text{k}\Omega}{R_{SET}}, N_{DIV} = 1, 2, 4 \dots 128
$$

Optionally, a second resistor at the SET input provides linear voltage control of the output frequency and can be used for frequency modulation. A narrow or wide VCO tuning range can be configured by the appropriate selection of the two resistors.

The LTC6990 includes an enable function that is synchronized with the master oscillator to ensure clean, glitchfree output pulses. The disabled output can be configured to be high impedance or forced low.

For easy configuration of the LTC6990, use the [TimerBlox](http://beta-tools.analog.com/timerblox/LTC6990) [LTC6990: Voltage Controlled Oscillator Web-Based](http://beta-tools.analog.com/timerblox/LTC6990) [Design Tool](http://beta-tools.analog.com/timerblox/LTC6990).

TYPICAL APPLICATION

Voltage Controlled Oscillator with 16:1 Frequency Range

VCO Transfer Function V_{CTRL} (V) Ω fOUT (kHz) 1000 750 250 500 0 0.5 6990 TA01b 21 1.5

1 Rev. D

ABSOLUTE MAXIMUM RATINGS **(Note 1)**

PIN CONFIGURATION

ORDER INFORMATION

Lead Free Finish

Contact the factory for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. [Tape and reel specifications](https://www.analog.com/media/en/package-pcb-resources/package/tape-reel-rev-n.pdf). Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

******Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a #W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at TA = 25°C. Test conditions are V⁺ = 2.25V to 5.5V, OE = V⁺ , DIVCODE = 0 to 15 (NDIV = 1 to 128), RSET = 50k to 800k, RLOAD = 5k, CLOAD = 5pF unless otherwise noted.

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at TA = 25°C. Test conditions are V⁺ = 2.25V to 5.5V, OE = V⁺ , DIVCODE = 0 to 15 $(N_{\text{DIV}} = 1 \text{ to } 128)$, $R_{\text{SET}} = 25k \text{ to } 800k$, $R_{\text{LOAD}} = \infty$, $C_{\text{LOAD}} = 5pF$ unless otherwise noted.

Note 1: Stresses beyond those listed under [Absolute Maximum Ratings](#page-1-0) may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC6990C is guaranteed functional over the operating temperature range of –40°C to 85°C.

Note 3: The LTC6990C is guaranteed to meet specified performance from 0°C to 70°C. The LTC6990C is designed, characterized and expected to meet specified performance from –40°C to 85°C but it is not tested or QA sampled at these temperatures. The LTC6990I is guaranteed to meet specified performance from –40°C to 85°C. The LTC6990H is guaranteed to meet specified performance from –40°C to 125°C. The LTC6990MP is guaranteed to meet specified performance from –55°C to 125°C.

Note 4: Frequency accuracy is defined as the deviation from the f_{OUT} equation, assuming R_{SET} is used to program the frequency.

Note 5: See [Operation](#page-9-0) section, [Table 1](#page-10-0) and [Figure 2](#page-10-1) for a full explanation of how the DIV pin voltage selects the value of DIVCODE.

Note 6: The OE pin has hysteresis to accommodate slow rising or falling signals. The threshold voltages are proportional to V⁺. Typical values can be estimated at any supply voltage using $V_{OE(RISING)} \approx 0.55 \cdot V^+ + 185 mV$ and $V_{OE(FALLING)} \approx 0.48 \cdot V^+ - 155 mV$.

Note 7: To conform to the Logic IC Standard, current out of a pin is arbitrarily given a negative value.

Note 8: Output rise and fall times are measured between the 10% and the 90% power supply levels with 5pF output load. These specifications are based on characterization.

Note 9: Settling time is the amount of time required for the output to settle within $\pm 1\%$ of the final frequency after a 0.5x or 2x change in I_{SET} .

Note 10: Jitter is the ratio of the deviation of the period to the mean of the period. This specification is based on characterization and is not 100% tested.

ELECTRICAL CHARACTERISTICS

Note 11: Long-term drift of silicon oscillators is primarily due to the movement of ions and impurities within the silicon and is tested at 30°C under otherwise nominal operating conditions. Long-term drift is specified as ppm/√kHr due to the typically nonlinear nature of the drift. To calculate drift for a set time period, translate that time into thousands of hours, take

the square root and multiply by the typical drift number. For instance, a year is 8.77kHr and would yield a drift of 266ppm at 90ppm/√kHr. Drift without power applied to the device may be approximated as 1/10th of the drift with power, or 9ppm/√kHr for a 90ppm/√kHr device.

TYPICAL PERFORMANCE CHARACTERISTICS **V + = 3.3V, unless otherwise noted.**

TYPICAL PERFORMANCE CHARACTERISTICS **V + = 3V, unless otherwise noted.**

400 RECOMMENDED RANGE

Peak-to-Peak Jitter vs Frequency

Supply Current vs Frequency, 5V Supply Current vs Frequency, 2.5V Supply Current vs OE Pin Voltage

OE Threshold Voltage vs Supply Voltage

Output Resistance vs Supply Voltage

TYPICAL PERFORMANCE CHARACTERISTICS **V + = 3V, unless otherwise noted.**

PIN FUNCTIONS **(DCB/S6)**

V + (Pin 1/Pin 5): Supply Voltage (2.25V to 5.5V). This supply must be kept free from noise and ripple. It should be bypassed directly to the GND pin with a 0.1µF capacitor.

DIV (Pin 2/Pin 4): Programmable Divider and Hi-Z Mode Input. A V+ referenced A/D converter monitors the DIV pin voltage (V_{DIV}) to determine a 4-bit result (DIVCODE). V_{DIV} may be generated by a resistor divider between V^+ and GND. Use 1% resistors to ensure an accurate result. The DIV pin and resistors should be shielded from the OUT pin or any other traces that have fast edges. Limit the capacitance on the DIV pin to less than 100pF so that V_{DIV} settles quickly. The MSB of DIVCODE (Hi-Z) determines the behavior of the output when OE is driven low. If $Hi-Z = 0$ the output is pulled low when disabled. If $Hi-Z$ $=$ 1 the output is placed in a high impedance condition when disabled.

SET (Pin 3/Pin 3): Frequency-Setting Input. The voltage on the SET pin (V_{SFT}) is regulated to 1V above GND. The amount of current sourced from the SET pin (I_{SET}) programs the master oscillator frequency. The $I_{\rm SFT}$ current range is 1.25µA to 40µA. The output oscillation will stop if $I_{\rm SFT}$ drops below approximately 500nA. A resistor connected between SET and GND is the most accurate way to set the frequency. For best performance, use a precision metal or thin film resistor of 0.5% or better tolerance and 50ppm/°C or better temperature coefficient. For lower accuracy applications an inexpensive 1% thick film resistor may be used.

Limit the capacitance on the SET pin to less than 10pF to minimize jitter and ensure stability. Capacitance less than 100pF maintains the stability of the feedback circuit regulating the V_{SET} voltage.

OE (Pin 4/Pin 1): Output Enable. Drive high to enable the output driver (Pin 6). Driving OE low disables the output asynchronously, so that the output is immediately forced low (Hi-Z = 0) or floated (Hi-Z = 1). When enabled, the output may temporarily remain low to synchronize with the internal oscillator in order to eliminate pulse slivers.

GND (Pin 5/Pin 2): Ground. Tie to a low inductance ground plane for best performance.

OUT (Pin 6/Pin 6): Oscillator Output. The OUT pin swings from GND to V⁺ with an output resistance of approximately 30Ω. When driving an LED or other low-impedance load a series output resistor should be used to limit source/ sink current to 20mA.

BLOCK DIAGRAM **(S6 Package Pin Numbers Shown)**

The LTC6990 is built around a master oscillator with a 1MHz maximum frequency. The oscillator is controlled by the SET pin current (I_{SET}) and voltage (V_{SET}), with a 1MHz \cdot 50k conversion factor that is accurate to $\pm 0.8\%$ under typical conditions.

$$
f_{\text{MASTER}} = \frac{1}{t_{\text{MASTER}}} = 1 \text{MHz} \cdot 50 \text{k} \cdot \frac{I_{\text{SET}}}{V_{\text{SET}}}
$$

A feedback loop maintains V $_{\rm SET}$ at 1V ±30mV, leaving I $_{\rm SET}$ as the primary means of controlling the output frequency. The simplest way to generate I_{SET} is to connect a resistor (R_{SET}) between SET and GND, such that $I_{SET} = V_{SET}/R_{SET}$. The master oscillator equation reduces to:

$$
f_{\text{MASTER}} = \frac{1}{t_{\text{MASTER}}} = \frac{1 \text{MHz} \cdot 50 \text{k}}{R_{\text{SET}}}
$$

From this equation it is clear that V_{SFT} drift will not affect the output frequency when using a single program resistor (R_{SFT}). Error sources are limited to R_{SFT} tolerance and the inherent frequency accuracy Δf_{OUT} of the LTC6990.

 R_{SET} values between 50k and 800k (equivalent to I_{SET} between 1.25µA and 20µA) produce the best results, although R_{SFT} may be reduced to 25k (I_{SFT} = 40µA) with reduced accuracy.

The LTC6990 includes a programmable frequency divider which can further divide the frequency by 1, 2, 4, 8, 16, 32, 64 or 128 before driving the OUT pin. The divider ratio N_{DIV} is set by a resistor divider attached to the DIV pin.

$$
f_{OUT} = \frac{1}{t_{OUT}} = \frac{1 M Hz \cdot 50k}{N_{DIV}} \cdot \frac{I_{SET}}{V_{SET}}
$$

With R_{SET} in place of V_{SET}/I_{SET} the equation reduces to:

$$
f_{OUT} = \frac{1}{t_{OUT}} = \frac{1 M Hz \cdot 50 k}{N_{DIV} \cdot R_{SET}}
$$

DIVCODE

The DIV pin connects to an internal, V⁺ referenced 4-bit A/D converter that monitors the DIV pin voltage (V_{DIV}) to determine the DIVCODE value. DIVCODE programs two settings on the LTC6990:

- 1. DIVCODE determines the output frequency divider setting, N_{DIV} .
- 2. DIVCODE determines the state of the output when disabled, via the Hi-Z bit.

 V_{DIV} may be generated by a resistor divider between V⁺ and GND as shown in [Figure 1](#page-9-1).

Figure 1. Simple Technique for Setting DIVCODE

[Table 1](#page-10-0) offers recommended 1% resistor values that accurately produce the correct voltage division as well as the corresponding N_{DIV} and Hi-Z values for the recommended resistor pairs. Other values may be used as long as:

- 1. The V_{DIV}/V^+ ratio is accurate to $\pm 1.5\%$ (including resistor tolerances and temperature effects)
- 2. The driving impedance (R1||R2) does not exceed 500kΩ.

If the voltage is generated by other means (i.e. the output of a DAC) it must track the V⁺ supply voltage. The last column in [Table 1](#page-10-0) shows the ideal ratio of V_{DIV} to the supply voltage, which can also be calculated as:

$$
\frac{V_{\text{DIV}}}{V^+} = \frac{\text{DIVCODE} + 0.5}{16} \pm 1.5\%
$$

For example, if the supply is 3.3V and the desired DIVCODE is 4, $V_{\text{DIV}} = 0.281 \cdot 3.3V = 928mV \pm 50mV$.

[Figure 2](#page-10-1) illustrates the information in [Table 1](#page-10-0), showing that N_{DIV} is symmetric around the DIVCODE midpoint.

On start-up, the DIV pin A/D converter must determine the correct DIVCODE before the output is enabled. If V_{DIV}

Figure 2. Frequency Range and Hi-Z Bit vs DIVCODE

Rev. D

is not stable, it will increase the start-up time as the converter waits for a stable result. Therefore, capacitance on the DIV pin should be minimized so it will settle quickly. Less than 100pF will not affect performance.

Output Enable

The OE pin controls the state of the LTC6990's output as seen on the OUT pin. Pulling the OE pin high enables the oscillator output. Pulling it low disables the output. When the output is disabled, it is either held low or placed in a high impedance state as dictated by the Hi-Z bit value (determined by the DIVCODE as described earlier). [Table 2](#page-11-0) summarizes the output control states.

Table 2. Output States

[Figure 3](#page-11-1) illustrates the timing for the OE function when $Hi-Z = 0$. When OE is low, the output is disabled and OUT is held low. Bringing OE high enables the output after a delay, $t_{FNABI}F$, which synchronizes the enable to eliminate sliver pulses and guarantee the correct width for the first pulse. If $N_{\text{DIV}} = 1$ or 2 this delay will be no longer than the output period, t_{OUT} . If $N_{DIV} > 2$ the delay is limited to twice the internal master oscillator period (or $2 \cdot t_{\text{MASTER}}$). Forcing OE low will bring OUT low after a propagation delay, t_{PD} . If the output is high when OE falls, the output pulse will be truncated.

As shown in [Figure 4](#page-11-2), setting $Hi-Z = 1$ places the output in a high-impedance state when $OE = 0$. This feature allows for "wired-OR" connections of multiple devices. Driving OE high enables the output. The output will usually be forced low during this time, although it is possible for OUT to transition directly from high-impedance to a high output, depending on the timing of the OE transition relative to the internal oscillator. Once high, the first output pulse will have the correct width (unless truncated by bringing OE low again).

Figure 3. OE Timing Diagram (Hi-Z = 0)

Figure 4. OE Timing Diagram (Hi-Z = 1)

Changing DIVCODE After Start-Up

Following start-up, the A/D converter will continue monitoring V_{DIV} for changes. Changes to DIVCODE will be recognized slowly, as the LTC6990 places a priority on eliminating any "wandering" in the DIVCODE. The typical delay depends on the difference between the old and new DIVCODE settings and is proportional to the master oscillator period.

 $t_{\text{DIVCOMP}} = 16 \cdot (\Delta \text{DIVCODE} + 6) \cdot t_{\text{MASTER}}$

A change in DIVCODE will not be recognized until it is stable, and will not pass through intermediate codes. A digital filter is used to guarantee the DIVCODE has settled to a new value before making changes to the output. Then the output will make a clean (glitchless) transition to the new divider setting.

Figure 5. DIVCODE Change from 5 to 2 Figure 6. Typical Start-Up

Start-Up Time

When power is first applied to the LTC6990 the power-on reset (POR) circuit will initiate the start-up time, t_{START} . The OUT pin is floated (high-impedance) during this time. The typical value for t_{START} ranges from 0.5ms to 8ms depending on the master oscillator frequency (independent of N_{DIV} :

 $t_{\text{STAT(TYP)}} = 500 \cdot t_{\text{MASTER}}$

The start-up time may be longer if the supply or DIV pin voltages are not stable. For this reason, it is recommended to minimize the capacitance on the DIV pin so it will properly track V⁺ .

Figure 7. Start-Up Timing Diagram (OE = 1, NDIV = 1 or 2, Hi-Z = 0 or 1)

Figure 8. Start-Up Timing Diagram ($OE = 1$, $N_{DIV} \ge 4$, $Hi-Z = 0$ or 1)

Figure 9. Start-Up Timing Diagram (OE = 0, N_{DIV} = Any, Hi-Z = 0)

Figure 10. Start-Up Timing Diagram (OE = 0, NDIV = Any, Hi-Z = 1)

Start-Up Behavior

When first powered up, the output is high impedance. If the output is enabled ($OE = 1$) at the end of the start-up time, the output will go low for one t_{MASTFR} cycle (or half a t_{OUT} cycle if N_{DIV} < 4) before the first rising edge. If the output is disabled ($OE = 0$) at the end of the start-up time, the output will drop to a low output if the Hi-Z bit $= 0$, or simply remain floating if $Hi-Z = 1$.

Basic Fixed Frequency Operation

The simplest and most accurate method to program the LTC6990 for fixed frequency operation is to use a single resistor, R_{SFT} , between the SET and GND pins. The design procedure is a simple two step process. First select the N_{DIV} value and then calculate the value for the R_{SFT} resistor.

Alternatively, Analog Devices offers the easy to use TimerBlox Designer tool to quickly design any LTC6990 based circuit. Use the free [TimerBlox LTC6990: Voltage](http://beta-tools.analog.com/timerblox/LTC6990) [Controlled Oscillator Web-Based Design Tool.](http://beta-tools.analog.com/timerblox/LTC6990)

Step 1: Selecting the NDIV Frequency Divider Value

As explained earlier, the voltage on the DIV pin sets the DIVCODE which determines both the Hi-Z bit and the N_{DIV} value. For a given output frequency, N_{DIV} should be selected to be within the following range.

$$
\frac{62.5 \text{ kHz}}{f_{\text{OUT}}} \le N_{\text{DIV}} \le \frac{1 \text{ MHz}}{f_{\text{OUT}}} \tag{1a}
$$

To minimize supply current, choose the lowest N_{DIV} value (generally recommended). For faster start-up or decreased jitter, choose a higher N_{DIV} setting. Alternatively, use [Table 1](#page-10-0) as a guide to select the best N_{DIV} value for the given application. After choosing the value for N_{DIV} , use [Table 1](#page-10-0) to select the proper resistor divider or V_{DIV}/V^+ ratio to apply to the DIV pin.

Step 2: Calculate and Select R_{SET}

The final step is to calculate the correct value for R_{SFT} using the following equation.

$$
R_{\text{SET}} = \frac{1 M H z \cdot 50 k}{N_{\text{DIV}} \cdot f_{\text{OUT}}}
$$
 (1b)

Select the standard resistor value closest to the calculated value.

Example: Design a 20kHz Oscillator with Minimum Power Consumption

Step 1: Selecting the NDIV Frequency Divider Value

First, choose an N_{DIV} value that meets the requirements of Equation (1a).

 $3.125 \le N_{\text{DIV}} \le 50$

Potential settings for N_{DIV} include 4, 8, 16, and 32. N_{DIV} $= 4$ is the best choice, as it minimizes supply current by using a large R_{SFT} resistor. Using [Table 1](#page-10-0), choose the R1 and R2 values to program DIVCODE to either 2 or 13, depending on the desired behavior when the output is disabled.

Step 2: Select R_{SFT}

Calculate the correct value for R_{SET} using Equation (1b).

$$
R_{SET} = \frac{1MHz \cdot 50k}{4 \cdot 20kHz} = 625k
$$

Since 625k is not available as a standard 1% resistor, substitute 619k if a 0.97% frequency shift is acceptable. Otherwise, select a parallel or series pair of resistors such as 309k and 316k to attain a more precise resistance.

Frequency Modulated Operation (Voltage-Controlled Oscillator)

Operating the LTC6990 as a voltage-controlled oscillator in its simplest form is achieved with one additional resis-tor. As shown in [Figure 11,](#page-15-0) voltage V_{CTRL} sources/sinks a current through R_{VCO} to vary the I_{SFT} current, which in turn modulates the output frequency as described in Equation (2).

Figure 11. Voltage Controlled Oscillator

Equation (2) can be re-written as shown below, where $f_{(0V)}$ is the output frequency when $V_{\text{CTRL}} = 0V$, and K_{VCO} is the frequency gain. Note that the gain is negative (the output frequency decreases as V_{CTRL} increases).

$$
f_{OUT} = f_{(OV)} - K_{VCO} \cdot V_{CTRL}
$$
\n
$$
f_{(OV)} = \frac{1 M Hz \cdot 50 k}{N_{DIV} \cdot (R_{SET} || R_{VCO})}
$$
\n
$$
K_{VCO} = \frac{1 M Hz \cdot 50 k}{N_{DIV} \cdot V_{SET} \cdot R_{VCO}}
$$

The design procedure for a VCO is a simple four step process. First select the N_{DIV} value. Then calculate the intermediate values K_{VCO} and f_(0V). Next, calculate and select the R_{VCO} resistor. Finally calculate and select the R_{SET} resistor.

Step 1: Select the NDIV Frequency Divider Value

For best accuracy, the master oscillator frequency should fall between 62.5kHz and 1MHz. Since $f_{MASTER} = N_{DIV}$ • f_{OUT} , choose a value for N_{DIV} that meets the following conditions

$$
\frac{62.5\text{kHz}}{f_{OUT(MIN)}} \le N_{DIV} \le \frac{1MHz}{f_{OUT(MAX)}}
$$
(3a)

The 16:1 frequency range of the master oscillator and the 2:1 divider step-size provides several overlapping frequency spans to guarantee that any 8:1 modulation range can be covered by a single N_{DIV} setting. R_{VCO} allows the gain to be tailored to the application, mapping the V_{CTRI} voltage range to the modulation range.

Step 2: Calculate KVCO and f(0V)

K_{VCO} and f_(OV) define the VCO's transfer function and simplify the calculation of the the R_{VCO} and R_{SET} resistors. Calculate these parameters using the following equations.

$$
K_{VCO} = \frac{f_{OUT(MAX)} - f_{OUT(MIN)}}{V_{CTRL(MAX)} - V_{CTRL(MIN)}}
$$
(3b)

$$
f_{(0V)} = f_{OUT(MAX)} + K_{VCO} \bullet V_{CTRL(MIN)} \tag{3c}
$$

 K_{VCO} and f_(0V) are not device settings or resistor values themselves. However, beyond their utility for the resistor calculations, these parameters provide a useful and intuitive way to look at the VCO application. The $f_{(0V)}$ parameter is the output frequency when V_{CTR} is at $\overset{\sim}{0}V$. Viewed another way, it is the fixed output frequency when the R_{VCO} and R_{SET} resistors are in parallel. K_{VCO} is actually the frequency gain of the circuit.

With K_{VCO} and f_(OV) determined, the R_{VCO} and R_{SET} values can now be calculated.

Step 3: Calculate and Select R_{VCO}

The next step is to calculate the correct value for R_{VCD} using the following equation.

$$
R_{VCO} = \frac{1MHz \cdot 50k}{N_{DIV} \cdot V_{SET} \cdot K_{VCO}}
$$
 (3d)

Select the standard resistor value closest to the calculated value.

Step 4: Calculate and Select R_{SFT}

The final step is to calculate the correct value for R_{SFT} using the following equation:

$$
R_{\text{SET}} = \frac{1 \text{MHz} \cdot 50 \text{k}}{N_{\text{DIV}} \cdot (f_{(0V)} - V_{\text{SET}} \cdot K_{VCO})}
$$
(3e)

Select the standard resistor value closest to the calculated value.

Some applications require combinations of $f_{\text{OUT(MIN)}},$ $f_{\text{OUT}(MAX)}$, $V_{\text{CTRL}(MIN)}$ and $V_{\text{CTRL}(MAX)}$ that are not achievable. These applications result in unrealistic or unrealizable (e.g. negative value) resistors. These applications will require preconditioning of the V_{CTRL} signal via range scaling and/or level shifting to place the V_{CTRL} into a range that yields realistic resistor values.

Frequency Error in VCO Applications Due to V_{SFT} Error

As stated earlier, $f_{(0\text{V})}$ represents the frequency for V_{CTRI} $= 0V$, which is the same value as would be generated by a single resistor between SET and GND with a value of $R_{\rm SFT}$ || $R_{\rm VCO}$. Therefore, $f_{(0{\rm V})}$ is not affected by error or drift in V_{SFT} (i.e. ΔV_{SFT} adds no frequency error when $V_{\text{CTRL}} = 0V$).

The accuracy of K_{VCO} does depend on V_{SFT} because the output frequency is controlled by the ratio of V_{CTRL} to V_{SET}. The frequency error (in Hertz) due to ΔV_{SET} is approximated by:

$$
\Delta f_{OUT} \cong K_{VCO} \bullet V_{CTRL} \bullet \frac{\Delta V_{SET}}{V_{SET}}
$$

As the equation indicates, the potential for error in output frequency due to V_{SET} error increases with K_{VCO} and is at its largest when V_{CTRL} is at its maximum. Recall that when V_{CTRI} is at its maximum, the output frequency is at its minimum. With the maximum absolute frequency error (in Hertz) occurring at the lowest output frequency, the relative frequency error (in percent) can be significant.

 V_{SFT} is nominally 1.0V with a maximum error of ± 30 mV for at most a $\pm 3\%$ error term. However, this $\pm 3\%$ potential error term is multiplied by both V_{CTRI} and K_{VCO} . Wide frequency range applications (high K_{VCO}) can have frequency errors greater than $\pm 50\%$ at the highest V_{CTRL} voltage (lowest f_{OUT}). For this reason the simple, two resistor VCO circuit must be used with caution for applications where the frequency range is greater than 4:1. Restricting the range to 4:1 typically keeps the frequency error due to V_{SFT} variation below 10%.

For wide frequency range applications, the non-inverting VCO circuit shown in [Figure 13](#page-17-0) is preferred because the maximum frequency error occurs when the frequency is highest, keeping the relative error (in percent) much smaller.

Figure 12. VCO Transfer Function

Example: Design a VCO with the Following Parameters

 $f_{\text{OUT} (MAX)} = 100$ kHz at $V_{\text{CTRI}} (MIN) = 1$ V $f_{\text{OUT(MIN)}} = 10$ kHz at $V_{\text{CTRL} (MAX)} = 4V$

Step 1: Select the NDIV Value

First, choose an N_{DIV} that meets the requirements of Equation (3a).

 $6.25 \le N_{\text{DIV}} \le 10$

The application's desired frequency range is 10:1, which isn't always possible. However, in this case $N_{\text{DIV}} = 8$ meets both requirements of Equation (3).

Step 2: Calculate K_{VCO} and f_(0V)

Next, calculate the intermediate values K_{VCO} and $f_{(0V)}$ using Equations (3b) and (3c).

 $K_{VCO} = \frac{100kHz-10kHz}{4V}$ 4V−1V $= 30$ kHz/V $f_{(0V)} = 100$ kHz + 30kHz/V • 1V = 130kHz

Step 3: Calculate and Select R_{VCO}

The next step is to use Equation (3d) to calculate the correct value for R_{VCO} .

 $R_{VCO} = \frac{1 M Hz \cdot 50 k}{8.116 \cdot 30 k Hz}$ 8 •1V • 30kHz/V = 208.333k

Select $R_{VCD} = 210k$.

Step 4: Calculate and Select R_{SET}

The final step is to calculate the correct value for R_{SFT} using Equation (3e).

$$
R_{SET} = \frac{1MHz \cdot 50k}{8 \cdot (130kHz - 1V \cdot 30kHz/V)} = 62.5k
$$

Select R_{SFT} = 61.9k

In this design example, with its wide 10:1 frequency range, the potential output frequency error due to V_{SET} error alone ranges from less than $\pm 1\%$ when V_{CTRL} is at its minimum up to $\pm 36\%$ when V_{CTRL} is at its maximum. This error must be accounted for in the system design.

Depending on the application's requirements, the noninverting VCO circuit in [Figure 13](#page-17-0) may be preferred for this wide of a frequency variation as its maximum inaccuracy due to V_{SET} error is only $\pm 9\%$ and can be reduced to only $\pm 3\%$ with a small change to the voltage tuning range specification.

Reducing V_{SFT} Error Effects in VCO Applications

[Figure 13](#page-17-0) shows a VCO that reduces the effect of $\Delta V_{\rm SFT}$ by adding an op-amp to make V_{CTRL} dependent on V_{SET} . This circuit also has a positive transfer function (the output frequency increases as V_{IN} increases). Furthermore, for positive V_{IN} voltages, this circuit places the greatest absolute frequency error at the highest output frequency. Compared to the simple VCO circuit of [Figure 11,](#page-15-0) the absolute frequency error is unchanged. However, with the maximum absolute frequency error (in Hertz) now occurring at the highest output frequency, the relative frequency error (in percent) is greatly improved.

Figure 13. VCO with Reduced ∆**VSET Sensitivity**

Additionally, by choosing the VCO's specifications shrewdly, the frequency error (in percent) due to V_{SFT} variation is reduced to $\Delta V_{\rm SFT}/V_{\rm SFT}$ = ±3%. To realize this improvement, the design must abide by three conditions. First, the V_{IN} voltage must be positive throughout the range. Second, choose $V_{MAX}/V_{MIN} \ge f_{MAX}/f_{MIN}$. Last, choose $R_{VCO}/R_{SFT} \geq R4/R3$.

[Figure 13](#page-17-0) shows a design similar to the previous design example where the V_{MIN} voltage is now specified to be 0.4V. This satisfies the $V_{MAX}/V_{MIN} \ge f_{MAX}/f_{MIN}$ condition and the design assures that the output frequency error due to V_{SFT} variation is only $\pm 3\%$.

Eliminating V_{SET} Error Effects with DAC Frequency **Control**

Many DACs allow for the use of an external reference. If such a DAC is used to provide the V_{CTRI} voltage, the V_{SET} error is eliminated by buffering V_{SET} and using it as the DAC's reference voltage, as shown in [Figure 14.](#page-18-0) The DAC's output voltage now tracks any $V_{\rm SFT}$ variation and eliminates it as an error source. The SET pin cannot be tied directly to the reference input of the DAC because the current drawn by the DAC's REF input would affect the frequency.

ISET Extremes (Master Oscillator Frequency Extremes)

Pushing I_{SFT} outside of the recommended 1.25 μ A to 20 μ A range forces the master oscillator to operate outside of the 62.5kHz to 1MHz range in which it is most accurate. The oscillator will still function with reduced accuracy in its extended range (see the [Electrical Characteristics](#page-2-0) section).

The LTC6990 is designed to function normally for I_{SFT} as low as 1.25µA. At approximately 500nA, the oscillator output will be frozen in its current state. For $N_{\text{DIV}} = 1$ or 2, OUT will halt in a low state. But for larger divider ratios, it could halt in a high or low state. This avoids introducing short pulses while modulating a very low frequency output. Note that the output will not be *disabled* as when OE is low (e.g. the output will not enter a high impedance state if $Hi-Z = 1$).

At the other extreme, the master oscillator frequency can reach 2MHz for I_{SFT} = 40µA (R_{SFT} = 25k). It is not recommended to operate the master oscillator beyond 2MHz because the accuracy of the DIV pin ADC will suffer.

Figure 14. Digitally Controlled Oscillator with VSET Variation Eliminated

Rev. D

Modulation Bandwidth and Settling Time

The LTC6990 will respond to changes in I_{SET} up to a -3dB bandwidth of 0.4 \bullet f_{OUT} (see [Figure 15\)](#page-19-0). This makes it easy to stabilize a feedback loop around the LTC6990, since it does not introduce a low-frequency pole.

Settling time depends on the master oscillator frequency. Following a 2x or 0.5x step change in I_{SFT} , the output frequency takes approximately six master clock cycles (6 • t_{MASTFR}) to settle to within 1% of the final value. An example is shown in [Figure 16](#page-19-1).

Figure 15. Modulation Frequency Response

Power Supply Current

The power supply current varies with frequency, supply voltage and output loading. It can be estimated under any condition using the following equation:

$$
I_{S(TYP)} \approx V^+ \bullet f_{MASTER} \bullet 7pF + V^+ \bullet f_{OUT} \bullet (13pF + C_{LOAD})
$$

$$
+ \frac{V^+}{480k\Omega} + \frac{V^+}{2 \bullet R_{LOAD}} + 1.75 \bullet I_{SET} + 50\mu A
$$

The equation is also valid for $OE = 0$ (output disabled), with $f_{\text{OUT}} = 0$ Hz.

Figure 16. Settling Time

SUPPLY BYPASSING AND PCB LAYOUT GUIDELINES

The LTC6990 is a 2.2% accurate silicon oscillator when used in the appropriate manner. The part is simple to use and by following a few rules, the expected performance is easily achieved. The most important use issues involve adequate supply bypassing and proper PCB layout.

[Figure 17](#page-20-0) shows example PCB layouts for both the SOT-23 and DCB packages using 0603 sized passive components. The layouts assume a two layer board with a ground plane layer beneath and around the LTC6990. These layouts are a guide and need not be followed exactly.

1. Connect the bypass capacitor, C1, directly to the V+ and GND pins using a low inductance path. The connection from C1 to the V⁺ pin is easily done directly on the top layer. For the DCB package, C1's connection to GND is also simply done on the top layer. For the SOT-23, OUT can be routed through the C1 pads to allow a good C1 GND connection. If the PCB design rules do not allow that, C1's GND connection can be accomplished through multiple vias to the ground plane. Multiple vias for both the GND pin connection to the ground

plane and the C1 connection to the ground plane are recommended to minimize the inductance. Capacitor C1 should be a 0.1µF ceramic capacitor.

- 2. Place all passive components on the top side of the board. This minimizes trace inductance.
- 3. Place R_{SET} as close as possible to the SET pin and make a direct, short connection. The SET pin is a current summing node and currents injected into this pin directly modulate the operating frequency. Having a short connection minimizes the exposure to signal pickup.
- 4. Connect R_{SFT} directly to the GND pin. Using a long path or vias to the ground plane will not have a significant affect on accuracy, but the direct, short connection is recommended and easy to apply.
- 5. Use a ground trace to shield the SET pin. This provides another layer of protection from radiated signals.
- 6. Place R1 and R2 close to the DIV pin. A direct, short connection to the DIV pin minimizes the external signal coupling.

Figure 17. Supply Bypassing and PCB Layout

Programming N_{DIV} Using an 8-Bit DAC

Full Range VCO with Any N_{DIV} Setting (f_{MAX} to f_{MIN} for V_{IN} = 0V to V_{SET})

Full Range VCO with Any NDIV Setting (Positive Frequency Control, fMIN to fMAX for VIN = 0V to VSET

Speaker Alarm. Modulate Tone with RVCO within 500Hz to 8kHz Span

Overvoltage Detector/Alarm. Direct Drive of Piezo Alarm

Direct Piezo Alarm Driver. Adjust Frequency for Maximum Alarm Sound Pressure (Maximum Annoyance for Best Effect)

Quadrature Sine Wave Oscillator. Voltage Controlled Frequency Range from ~5Hz to ~20kHz with 1VP-P Constant Output Amplitude

Temperature to Frequency Converter. 3% Linearity from –20°C (fOUT ≈ 20kHz) to 75°C (fOUT ≈ 25kHz)

THERMISTOR: VISHAY NTHS120601N2202J

Full Range Temperature to Frequency Converter. 16kHz to 1kHz from –20°C to 80°C

Light to Frequency Converter. f_{OUT} ≈ −1.4kHz per Microampere of Photo Diode Current, I_{PD}

PACKAGE DESCRIPTION

DCB Package 6-Lead Plastic DFN (2mm × **3mm)** (Reference LTC DWG # 05-08-1715 Rev A)

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (TBD)

2. DRAWING NOT TO SCALE

3. ALL DIMENSIONS ARE IN MILLIMETERS

4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

PACKAGE DESCRIPTION

S6 Package 6-Lead Plastic TSOT-23 (Reference LTC DWG # 05-08-1636)

- 4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
- 5. MOLD FLASH SHALL NOT EXCEED 0.254mm

6. JEDEC PACKAGE REFERENCE IS MO-193

REVISION HISTORY

Ultrasonic Frequency Sweep Generator

RELATED PARTS

