

www.ti.com SBOS567 –JUNE 2011

1.5A, 24V, 17MHz POWER OPERATIONAL AMPLIFIER

Check for Samples: [OPA564-Q1](http://focus.ti.com/docs/prod/folders/print/opa564-q1.html#samples)

¹FEATURES

- **²³ Qualified for Automotive Applications DESCRIPTION**
-
- -
	-
-
- -
	-
- -
	-
-
- - -
		- **Slew Rate: 40V/**μ**s**
-
- **HSOP-20 PowerPAD™ Package** down the output, effectively disconnecting the load.
(Bottom- and Top-Side Thermal Pad Versions)

-
- **Valve, Actuator Driver**
-
-
- **Audio Power Amplifier**
- **Power-Supply Output Amplifier
Test Equipment Amplifier**
-
-
-
- **General-Purpose Linear Power Booster**

High Output Current: 1.5A The OPA564-Q1 is a low-cost, high-current operational amplifier that is ideal for driving up to • **Wide Power-Supply Range:** 1.5A into reactive loads. The high slew rate provides – **Single Supply: +7V to +24V** 1.3MHz full-power bandwidth and excellent linearity. These monolithic integrated circuits provide high **Large Output Swing: 20V_{PP} at 1.5A Property and Set 1.54 Property in demanding powerline communications** and motor control applications. • **Fully Protected:**

– **Thermal Shutdown** The OPA564-Q1 operates from a single supply of 7V to 24V, or dual power supplies of ±3.5V to ±12V. In – **Adjustable Current Limit** single-supply operation, the input common-mode **Diagnostic Flags:**
 • Over-Current Current Supply operation, the imput common-mode
 • Over-Current Current a wide output swips provides a 20V – **Over-Current**

– **Thermal Shutdown**

– **Thermal Shutdown**

(lout = 1.5A) capability with a nominal 24V supply $(I_{OUT} = 1.5A)$ capability with a nominal 24V supply.

Output ENABLE/SHUTDOWN Control

The OPA564-Q1 is internally protected against

over-temperature conditions and current overloads It over-temperature conditions and current overloads. It – **Gain-Bandwidth Product: 17MHz** is designed to provide an accurate, user-selected - Full-Power Bandwidth at 10V_{PP}: 1.3MHz current limit. Two flag outputs are provided; one indicates current limit and the second shows a thermal over-temperature condition. It also has an **Diode for Junction Temperature Monitoring**

Enable/Shutdown pin that can be forced low to shut

HSOP-20 PowerPAD™ Package

HSOP-20 PowerPAD™ Package

HSOP-20 PowerPAD™ Package

The OPA564-Q1 is housed in a thermally-enhanced, **APPLICATIONS**
 APPLICATIONS surface-mount PowerPAD™ package (HSOP-20) with
 APPLICATIONS the choice of the thermal pad on either the top side or

the bottom side of the package the bottom side of the package.

V_{COM} Driver **COPA564-Q1 RELATED PRODUCTS**

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments, Inc.

All other trademarks are the property of their respective owners.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION(1)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com.](http://www.ti.com)

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

(2) Input terminals are diode-clamped to the power-supply rails. Signals that can swing more than 0.4V beyond the supply rails should be current limited to 10mA or less.

(3) Refer to [Figure 43](#page-19-0) for information on input protection. See *[Input Protection](#page-15-0)* section.

(4) Output terminals are diode-clamped to the power-supply rails. Input signals forcing the output terminal more than 0.4V beyond the supply rails should be current limited to 10mA or less.

(5) Short-circuit to ground within SOA. See [Power Dissipation and Safe Operating Area](#page-21-0) for more information.

www.ti.com SBOS567 –JUNE 2011

ELECTRICAL CHARACTERISTICS

At T_{CASE} = +25°C, V_S = ±12V, R_{LOAD} = 20k Ω to GND, R_{SET} = 7.5k Ω , and E/S pin enabled, unless otherwise noted.

(1) See [Typical Characteristics](#page-7-0).

ELECTRICAL CHARACTERISTICS (continued)

At T_{CASE} = +25°C, V_S = ±12V, R_{LOAD} = 20kΩ to GND, R_{SET} = 7.5kΩ, and E/S pin enabled, unless otherwise noted.

(2) Under safe operating conditions. See [Power Dissipation and Safe Operating Area](#page-21-0) for safe operating area (SOA) information.

(3) Minimum current limit is 0.4A. See [Adjustable Current Limit](#page-14-0) in the [Applications](#page-13-0) section.

 (4) Quiescent current increases when the current limit is increased (see [Typical Characteristics\)](#page-7-0).

(5) R_{SET} (current limit) can range from 55kΩ (I_{OUT} = 400mA) to 10kΩ (I_{OUT} = 1.6A typ). See [Adjustable Current Limit](#page-14-0) in the [Applications](#page-13-0) section.

(6) See [Typical Characteristics](#page-7-0).

(7) Transient load transition time must be \geq 200ns.

 (8) See [Enable/Shutdown \(E/S\) Pin](#page-15-1) in the [Applications](#page-13-0) section.

(9) When sourcing, the V_{DIG} supply must be able to supply the current.

(10) Characterized, but not production tested.

www.ti.com SBOS567 – JUNE 2011

ELECTRICAL CHARACTERISTICS (continued)

At T_{CASE} = +25°C, V_S = ±12V, R_{LOAD} = 20k Ω to GND, R_{SET} = 7.5k Ω , and E/S pin enabled, unless otherwise noted.

(11) Power-supply sequencing requirements must be observed. See [Power Supplies](#page-13-1) section for more information.

(12) Quiescent current increases when the current limit is increased (see [Typical Characteristics](#page-7-0)).

(13) The OPA564-Q1 typically goes into thermal shutdown at a junction temperature above +140°C.

(14) Thermal modeling of the DWD-20 package was done based on a 1-inch AAVID Thermalloy heatsink (Thermalloy part no. 65810).

PIN CONFIGURATIONS

(1) PowerPAD is internally connected to $V_-,$ Soldering the PowerPAD to the PCB is always required, even with applications that have low power dissipation.

$\overline{\circ}$ $V -$ 20 1 V-V+ PWR 19 $V₊$ 2 V+ PWR 18 3 T_{FLAG} E/S V+ PWR 17 4 PowerPAD⁽²⁾ V_{OUT} 5 16 $+{\sf IN}$ Heat Sink (Located on 6 15 -IN V_{OUT} top side) V-PWR 7 14 V_{DIG} V-PWR 8 13 I_{FLAG} $\mathsf{T}_{\mathsf{SENSE}}$ 9 12 I_{SET} V-10 11 V_{-}

(2) PowerPAD is internally connected to $V -$.

PIN DESCRIPTIONS

[OPA564-Q1](http://focus.ti.com/docs/prod/folders/print/opa564-q1.html)

www.ti.com SBOS567 –JUNE 2011

FXAS ISTRUMENTS

Time (250ns/div)

 R_{LOAD} = No Load $C_{\text{LOAD}} = 0pF$ $G = -1$

Quiescent Current (mA)

Quiescent Current (mA)

Common-Mode Rejection Ratio, Power-Supply

Quiescent Current, Shutdown (mA)

Quiescent Current, Shutdown (mA)

[OPA564-Q1](http://focus.ti.com/docs/prod/folders/print/opa564-q1.html)

Texas **NSTRUMENTS**

0

At T_{CASE} = +25°C, V_S = ±12V, R_{LOAD} = 20kΩ to GND, R_{SET} = 7.5kΩ, and E/S pin enabled, unless otherwise noted.

TOTAL HARMONIC DISTORTION + NOISE vs AMPLITUDE TOTAL HARMONIC DISTORTION + NOISE vs AMPLITUDE

EXAS

ISTRUMENTS

www.ti.com SBOS567 –JUNE 2011

0.001

0.0001

1 $G = -10$ Total Harmonic Distortion + Noise (%) Total Harmonic Distortion + Noise (%) $V_{\text{OUT}} = 8V_{\text{P}}$ ╈╈╈ TTTTT ШT 0.1 R = LOAD ⁵^W TITII **THI** 0.01 $R_{\rm LOAD}$ R + H
Ω06 =
| | | | | | ₩ $= 10\Omega$ 0.001 No Load 0.0001 10 100 1k 10k 100k Frequency (Hz)

10 100 1k 10k 100k Frequency (Hz)

 $R_{\text{LOAD}} = \text{No Load}$

[OPA564-Q1](http://focus.ti.com/docs/prod/folders/print/opa564-q1.html)

At T_{CASE} = +25°C, V_S = ±12V, R_{LOAD} = 20kΩ to GND, R_{SET} = 7.5kΩ, and E/S pin enabled, unless otherwise noted.

ENABLE RESPONSE

ENABLE TIME (INVERTING CONFIGURATION) CURRENT LIMIT PERCENT ERROR VS RSET

RLOAD = 100Ω **SHUTDOWN TIME (INVERTING CONFIGURATION)**

[OPA564-Q1](http://focus.ti.com/docs/prod/folders/print/opa564-q1.html)

5

4

3

2

 I_Q Increase (mA)

1

0

TYPICAL CHARACTERISTICS (continued)

QUIESCENT CURRENT INCREASE vs RSET OFFSET VOLTAGE PRODUCTION DISTRIBUTION

5k 15k 25k 35k 45k 55k 65k 75k $R_{\text{SET}}(\Omega)$

Copyright © 2011, Texas Instruments Incorporated 13

FXAS NSTRUMENTS

APPLICATION INFORMATION

basic noninverting amplifier. However, the [Figure 36](#page-13-3) shows acceptable versus unacceptable
OPA564-Q1 can be used in virtually any op amp power-supply sequencing. OPA564-Q1 can be used in virtually any op amp configuration.

Power-supply terminals should be bypassed with low series impedance capacitors. The technique of using ceramic and tantalum capacitors in parallel is recommended. Power-supply wiring should have low series impedance.

(1) R_{SET} sets the current limit value from 0.4A to 1.5A.

(2) E/\overline{S} pin forced low shuts down the output.

(3) V_{DIG} must not exceed (V–) + 5.5V; see [Figure 56](#page-26-0) for examples of generating a signal for V_{DIG} .

Figure 35. Basic Noninverting Amplifier

POWER SUPPLIES

The OPA564-Q1 operates with excellent performance from single $(+7V$ to $+24V)$ or dual $(\pm 3.5V$ to $\pm 12V)$ analog supplies and a digital supply of +3.3V to +5.5V (referenced to the V– pin). Note that the analog power-supply voltages do not need to be symmetrical, as long as the total voltage remains below 24V. For example, the positive supply could be set to 14V with the negative supply at –10V. Most behaviors remain constant across the operating (1) The power-supply sequence illustrated in (A) is not allowed.

Voltage range Parameters that vary significantly with This power-supply sequence causes damage to the device. voltage range. Parameters that vary significantly with operating voltage are shown in the [Typical](#page-7-0) **Figure 36. Power-Supply Sequencing** [Characteristics](#page-7-0).

BASIC CONFIGURATION
BASIC CONFIGURATION digital supply voltage (V_{DIG}) be applied before the
Figure 35 shows the OPA564-Q1 connected as a supply voltage to prevent damage to the OPA564-Q1. supply voltage to prevent damage to the OPA564-Q1.

ADJUSTABLE CURRENT LIMIT Setting the Current Limit

limit (I_{SET} pin). The current limit value, I_{LIM} , can be set recommended because it programs the current limit from 0.4A to 1.5A by controlling the current through far beyond the 1.5A capability of the device an from 0.4A to 1.5A by controlling the current through the I_{SET} pin. Setting the current limit does not require causes excess power dissipation. The minimum special power resistors. The output current does not recommended value for R_{SET} is 7.5k Ω , which special power resistors. The output current does not

resistor, R_{SET} ; [Figure 31](#page-12-0) and [Figure 32](#page-12-0) show how this error translates to variation in I_{OUT} versus R_{SET} . The If I_{LIM} has been defined, R_{SET} can be solved by dotted line represents the ideal output current setting rearranging Equation 1 into Equation 3: dotted line represents the ideal output current setting which is determined by the following equation:

$$
I_{LM} \approx 20000 \times \left(\frac{1.2V}{5000 + R_{SET}} \right)
$$
 (1)

 0.000 mirror and the output stage are primarily a result of variations in the \sim 1.2V bandgap reference, an internal $5k\Omega$ resistor, the mismatch between the current limit
and the output stage mirror, and the tolerance and
and the output stage mirror, and the tolerance and t emperature coefficient of the R_{SET} resistor referenced to the negative rail. Additionally, an increase in junction temperature can induce added mismatch in accuracy between the I_{SET} and I_{OUT} mirror. See [Figure 53](#page-25-0) for a method that can be used to dynamically change the current limit setting using a simple, zero drift current source. This approach simplifies the current limit equation to the following:

$$
I_{\text{LIM}} \cong 20,000 \times I_{\text{SET}} \tag{2}
$$

The current into the I_{SET} pin is determined by the NPN current source. Therefore, the errors contributed by the internal 1.2V bandgap reference and the 5kΩ resistor mismatch are eliminated, thus improving the overall accuracy of the transfer function. In this case, the primary source of error in I_{SET} is the R_{SET} resistor tolerance and the beta of the NPN transistor.

It is important to note that the primary intent of the current limit on the OPA564-Q1 is coarse protection (1) At power-on, this capacitor is not charged. Therefore, the of the output stage; therefore, the user should OPA564-Q1 is programmed for maximum output current. Capacit exercise caution when attempting to control the values > 1nF are not recommended. output current by dynamically toggling the current **Figure 37. Adjustable Current Limit** limit setting. Predictable performance is better **Figure 37. Adjustable Current Limit** achieved by controlling the output voltage through the feedback loop of the OPA564-Q1.

The OPA564-Q1 provides over-current protection to Leaving the I_{SET} pin unconnected damages the the load through its accurate, user-adjustable current device. Connecting I_{SET} directly to V– is not limit I_{SET} (limit (l_{sex} pin). The current limit value, I_{LIM} can be set recommended because it programs flow through the I_{SET} pin.
1.9A. The maximum value for R_{SET} is 55k Ω , which A simple resistor to the negative rail is sufficient for a
general, coarse limit of the output current. [Figure 30](#page-11-0)
exhibits the percent of error in the transfer function
between I_{SET} and I_{OUT} versus the current

$$
R_{\text{SET}} \approx \left(\frac{24k\Omega}{I_{\text{LIM}}}\right) - 5k\Omega\tag{3}
$$

 R_{SET} in combination with a 5k Ω internal resistor The mismatch errors between the current limit set determines the magnitude of a small current that sets mirror and the output stage are primarily a result of the desired output current limit.

is 6GΩ || 120pF. The output shutdown output voltage versus output current is shown in [Figure 42](#page-19-1). Although Thus, in a dual-supply system, to shut down the the output is high-impedance when shut down, there OPA564-Q1 the voltage level of the logic signal must is still a path through the feedback network into the be level-shifted by some means. One way to shift the input stage to ground; see [Figure 43.](#page-19-0) To prevent logic signal voltage level is by using an optocoupler, damage to the OPA564-Q1, ensure that the voltage as [Figure 38](#page-15-2) shows. across the input terminals +IN and –IN does not exceed 0.5V, and that the current flowing through the input terminals does not exceed 10mA when operated beyond the supply rails, V– and V+. Refer to the *[Input Protection](#page-15-0)* section.

Input Protection

Electrostatic discharge (ESD) protection followed by back-to-back diodes and input resistors (see [Figure 43\)](#page-19-0) are used for input protection on the OPA564-Q1. Exceeding the turn-on threshold of these diodes, as in a pulse condition, can cause current to flow through the input protection diodes because of the finite slew rate of the amplifier. If the input current is not limited, the back-to-back diodes and the input devices can be destroyed. Sources of high input current can also cause subtle damage to the amplifier. Although the unit may still be functional, important parameters such as input offset voltage, (1) Optional; may be required to limit leakage current of optiocoupler at high temperatures. drift, and noise may shift.

(follower), as an inverting amplifier, or in shutdown mode, the input voltage between the input terminals (+IN and –IN) must be limited so that the voltage To shut down the output, the E/S pin is pulled low, no does not exceed 0.5V. This condition must be greater than 0.8V above V–. This function can be maintained across the entire common-mode range used to conserve power during idle periods. To return from $V-$ to $V+$. If the inputs are taken above either the output to an enabled state, the E/S pin should be supply rail, the current must be limited to 10mA pulled to at least 2.0V above V–. [Figure 27](#page-11-1) shows the through the ESD protection diodes. During excursions typical enable and shutdown response times. It past the rails, it is still necessary to limit the voltage should be noted that the E/S pin does not affect the across the input terminals. If necessary, external internal thermal shutdown. back-to-back diodes should be added between $+$ IN When the OPA564-Q1 will be used in applications and $-$ IN to maintain the 0.5V requirement between where the device shuts down, special care should be taken with respect to

The shutdown pin (E/\overline{S}) is referenced to the negative supply (V–). Therefore, shutdown operation is slightly different in single-supply and dual-supply applications. In single-supply operation, V– typically equals common ground. Therefore, the shutdown

NSTRUMENTS

Texas

ENABLE/SHUTDOWN (E/S) PIN logic signal and the OPA564-Q1 shutdown pin are The output of the OPA564-Q1 shuts down when the

E/S pin is forced low. For normal operation (output

enabled), the E/S pin must be pulled high (at least 2V

above V-). To enable the OPA564-Q1 permanently,

the E/S pin ca

When using the OPA564-Q1 as a unity-gain buffer **Figure 38. Shutdown Configuration for Dual**
(follower) as an inverting amplifier or in shutdown
(follower) as an inverting amplifier or in shutdown

used to conserve power during idle periods. To return typical enable and shutdown response times. It

following two examples. **Output Shutdown**

www.ti.com SBOS567 – JUNE 2011

configuration. The load is connected midway between p pulls V_{OUT} to ground. Little or no current then flows the supplies, V+ and V–. through the input of the OPA564-Q1.

[Figure 39](#page-16-0) shows the amplifier in a follower When the device shuts down in this situation, the load configuration. The load is connected midway between pulls V_{OUT} to ground. Little or no current then flows

Figure 39. Shutdown Equivalent Circuit with Load Connected Midway Between Supplies

Now consider [Figure 40.](#page-17-0) Here, the load is connected This current flow produces a voltage across the to V-. When the device shuts down, current flows inputs which is much greater than 0.5V, which from the positive input +IN through the first $1.6k\Omega$ damages the OPA564-Q1. A similar problem would resistor through an input protection diode, then occur if the load is connected to the positive supply. resistor through an input protection diode, then through the second 1.6kΩ resistor, and finally through the 100Ω resistor to $V -$.

inputs which is much greater than 0.5V, which damages the OPA564-Q1. A similar problem would

CAUTION This configuration damages the device.

Figure 40. Shutdown Equivalent Circuit with Load Connected to V–**: Voltage Across Inputs During DIsable Exceeds Input Requirements**

The solution is to place external protection diodes across the OPA564-Q1 input. [Figure 41](#page-18-0) illustrates this configuration.

NOTE This configuration protects the input during shutdown.

Figure 41. Shutdown Equivalent Circuit with Load Connected to V–**: Protected Input Configuration**

Not all microcontrollers output the same logic state
after power-up or reset. 8051-type microcontrollers,
for example, output logic high levels while other
models power up with logic low levels after reset. In
the configur is applied on the cathode side of the photodiode

Ensuring Microcontroller Compatibility within the optocoupler. A high logic level causes the
Not all microcontrollers output the same logic state OPA564-Q1 to be enabled, and a low logic level

Figure 42. Output Shutdown Output Impedance

The OFA304-QT leatities a current limit hay (FLAG)
that can be monitored to determine if the load current
is operating within or exceeding the current limit set
by the user. The output signal of I_{FLAG} is compatible
with

amp applications can cause output stage instability. maximum
For normal operation output compensation circuitry is application. For normal operation, output compensation circuitry is typically not required. However, if the OPA564-Q1 is
intended to be driven into current limit, an R/C
network (snubber) may be required. A snubber circuit
such as the one shown in [Figure 54](#page-25-1) may also
enhance stability when example, motors or loads separated from the amplifier by long cables). Typically, $3Ω$ to $10Ω$ in series with 0.01μF to 0.1μF is adequate. Some variations in circuit value may be required with certain loads.

OUTPUT PROTECTION

The output structure of the OPA564-Q1 includes ESD diodes (see [Figure 43](#page-19-0)). Voltage at the OPA564-Q1 output must not be allowed to go more than 0.4V beyond either supply rail to avoid damaging the device. Reactive and electromagnetic field (EMF)-generation loads can return load current to the amplifier, causing the output voltage to exceed the power-supply voltage. This damaging condition can be avoided with clamping diodes from the output terminal to the power supplies, as [Figure 54](#page-25-1) and [Figure 55](#page-26-1) illustrate. Schottky rectifier diodes with a 3A **Figure 44. Maximum Output Current vs Junction** or greater continuous rating are recommended.

The OPA564-Q1 has thermal sensing circuitry that helps protect the amplifier from exceeding protect the amplifier from The OPA564-Q1 includes an internal diode for temperature limits. Power dissipated in the OPA564-Q1 causes the junction temperature to rise. junction temperature monitoring. The η-factor of this Internal thermal shutdown circuitry disables the diode is 1.033. Measuring the OPA564-Q1 junction Internal shutdown circuitry disables the digital shutdown content internal temperature reaches the thermal temperature can output when the die temperature reaches the thermal Shutdown temperature limit. The OPA564-Q1 output T_{SENSE} pin to a remote-junction temperature sensor,
remains shut down until the die has cooled such as the TMP411 (see Figure 57). remains shut down until the die has cooled sufficiently: see the [Electrical Characteristics,](#page-2-0) Thermal Shutdown section.

www.ti.com SBOS567 –JUNE 2011

CURRENT LIMIT FLAG Depending on load and signal conditions, the thermal The OPA564-Q1 features a current limit flag (I_{FLAG}) protection circuit may cycle on and off. This cycling that can be monitored to determine if the load current I_{m} and I_{m} and I_{m} and I_{m} and I_{m} and $I_{$ operating within the limits set by the user. A voltage
level of +2.0V or greater with respect to V- indicates
that the OPA564-Q1 is operating above (exceeds) the
current versus junction temperature for dc and RMS
current l **OUTPUT STAGE COMPENSATION Example 1** triggers. Use worst-case loading and signal conditions. For good, long-term reliability, thermal The complex load impedances common in power op protection should trigger more than 35°C above the ramp annications can cause output stage instability maximum expected ambient condition of the

THERMAL PROTECTION
The OPA564-Q1 has thermal sensing circuitry that **USING T_{SENSE} FOR MEASURING JUNCTION**

proper thermal protection. Power dissipation depends on power supply, signal, and load conditions. For dc signals, power dissipation is equal to the product of output current (I_{OUT}) and the voltage across the conducting output transistor [(V+) – $\rm V_{OUT}$ when sourcing; $\rm V_{OUT}$ – (V–) when sinking]. Dissipation with ac signals is lower. Application Bulletin AB-039, Power Amplifier Stress and Power Handling Limitations ([SBOA022,](http://www.ti.com/lit/pdf/sboa022) available for download from www.ti.com) explains how to calculate or measure power dissipation with unusual signals and loads.

[Figure 45](#page-21-1) shows the safe operating area at room temperature with various heatsinking efforts. Note that the safe output current decreases as $(V+) - V_{OUT}$ or V_{OUT} – (V–) increases. [Figure 46](#page-21-2) shows the safe operating area at various temperatures with the PowerPAD being soldered to a 2oz copper pad.

The power that can be safely dissipated in the package is related to the ambient temperature and the heatsink design. The PowerPAD package was **Figure 45. Safe Operating Area at Room** specifically designed to provide excellent power dissipation, but board layout greatly influences the heat dissipation of the package. Refer to the [Thermally-Enhanced PowerPAD Package](#page-22-0) section for further details.

The relationship between thermal resistance and power dissipation can be expressed as:

 $T_J = T_A + T_{JA}$

 $T_{JA} = P_D \times \theta_{JA}$

Combining these equations produces:

 $T_J = T_A + P_D \times \theta_{JA}$

where:

 T_1 = Junction temperature (°C)

 T_A = Ambient temperature (°C)

 θ_{JA} = Junction-to-ambient thermal resistance (°C/W) P_{OW} PowerPAD soldered to a 2oz copper pad.

Ambient Temperatures To determine the required heatsink area, required power dissipation should be calculated and the relationship between power dissipation and thermal resistance should be considered to minimize shutdown conditions and allow for proper long-term operation (junction temperature of +85°C or less).

POWER DISSIPATION AND SAFE Once the heatsink area has been selected,

OPERATING AREA worst-case load conditions should be tested to ensure

P_D = Power dissipation (W) **Figure 46. Safe Operating Area at Various**

For applications with limited board size, refer to **THERMALLY-ENHANCED PowerPAD** [Figure 47](#page-22-1) for the approximate thermal resistance relative to heatsink area. Increasing heatsink area relative to heatsink area. Increasing heatsink area
beyond $2in^2$ provides little improvement in thermal
resistance. To achieve the 33°C/W shown in the
[Electrical Characteristics,](#page-2-0) a 2oz copper plane size of
9in² was used power dissipation, as [Figure 48](#page-22-2) illustrates. Higher The DWP PowerPAD package is designed so that power levels may be achieved in applications with a the leadframe die pad (or thermal pad) is exposed on power levels may be achieved in applications with a the leadframe die pad (or thermal pad) is exposed on low on/off duty cycle, such as remote meter reading.

Figure 48. Maximum Power Dissipation vs Temperature

the bottom of the IC, as shown in Figure $49a$; the DWD PowerPAD package has the exposed pad on the top side of the package, as shown in [Figure 49](#page-23-0)**b**. The thermal pad provides an extremely low thermal resistance (θ_{JC}) path between the die and the exterior of the package.

PowerPAD packages with exposed pad down are designed to be soldered directly to the PCB, using the PCB as a heatsink. Texas Instruments does not recommend the use of the of a PowerPAD package without soldering it to the PCB because of the risk of lower thermal performance and mechanical integrity. In addition, through the use of thermal vias, the bottom-side thermal pad can be directly connected to a power plane or special heatsink structure designed into the PCB. The PowerPAD should be at the same voltage potential as V–. Soldering the bottom-side PowerPAD to the PCB is always required, even with applications that have low power dissipation. It **Figure 47. Thermal Resistance vs Circuit Board** provides the necessary thermal and mechanical **Copper Area** connection between the leadframe die and the PCB.

> Pad-up PowerPAD packages should have appropriately designed heatsinks attached. Because of the variation and flexible nature of this type of heat sink, additional details should come from the specific manufacturer of the heatsink.

[OPA564-Q1](http://focus.ti.com/docs/prod/folders/print/opa564-q1.html)

SBOS567 –JUNE 2011 **www.ti.com**

Texas **INSTRUMENTS**

Figure 49. Cross-Section Views

- 1. The PowerPAD must be connected to the most negative supply of the device, V-. plated through-hole.
- 2. Prepare the PCB with a top side etch pattern, as 7. The top-side solder mask should leave exposed shown in the attached thermal land pattern the terminals of the package and the thermal pad shown in the attached thermal land pattern
- thermal vias) in the area of the thermal pad, as
seen in the attached thermal land pattern mechanical drawing. These holes should be 13mils (.013in, or 330.2 μ m) in diameter. They are 9. With these preparatory steps completed, the sept small so that solder wicking through the μ PowerPAD IC is simply placed in position and run
- outside the thermal pad area. These holes installed. provide an additional heat path between the
copper land and ground plane and are 25mils
(.025in, or 635µm) in diameter. They may be
larger because they are not in the area to be
 $\frac{1}{2}$ procedures, see Technical Brief SL configuration is illustrated in the attached thermal land pattern mechanical drawing.
- 5. Connect all holes, including those within the thermal pad area and outside the pad area, to the internal plane that is at the same voltage potential as V–.
- 6. When connecting these holes to the internal plane, do not use the typical web or spoke via connection methodology (as [Figure 50](#page-23-1) shows). Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This configuration makes the soldering of vias that have plane connections easier. However, in this **Figure 50. Via Connection Methods** application, low thermal resistance is desired for the most efficient heat transfer. Therefore, the

holes under the PowerPAD package should be **Bottom-Side PowerPAD Assembly Process**
1. The PowerPAD must be connected to the most
2. The PowerPAD must be connected to the most
2. connection around the entire circumference of the

- mechanical drawing. There should be etch for the area. The thermal pad area should leave the leads as well as etch for the thermal land. 13mil holes exposed. The larger 25mil holes 3. Place the recommended number of holes (or outside the thermal pad area should be covered the recommended number of holes (or outside the thermal pad area should be covered
	- 8. Apply solder paste to the exposed thermal pad area and all of the package terminals.
- kept small so that solder wicking through the PowerPAD IC is simply placed in position and run
holes is not a problem during reflow. through the solder reflow operation as any 4. It is recommended, but not required, to place a standard surface-mount component. This small number of the holes under the package and processing results in a part that is properly

larger because they are not in the area to be soldered, so wicking is not a problem. This soldered, so with so
soldered, so wicking is in the area to be at www.ti.com.

www.ti.com SBOS567 –JUNE 2011

Figure 51. Improved Howland Current Pump

APPLICATIONS CIRCUITS

The high output current and low supply of the OPA564-Q1 make it a good candidate for driving laser diodes and thermoelectric coolers. [Figure 51](#page-24-0) shows an improved Howland current pump circuit.

POWERLINE COMMUNICATION

Powerline communication (PLC) applications require some form of signal transmission over an existing ac power line. A common technique used to couple these modulated signals to the line is through a signal transformer. A power amplifier is often needed to provide adequate levels of current and voltage to drive the varying loads that exist on today's powerlines. One such application is shown in [Figure 52.](#page-24-1) The OPA564-Q1 is used to drive signals used in frequency modulation schemes such as FSK (Frequency-Shift Keying) or OFDM (Orthogonal Frequency-Division Multiplexing) to transmit digital information over the powerline. The power output capabilities of the OPA564-Q1 are needed to drive the current requirements of the transformer that is shown in the figure, coupled to the ac power line via a coupling capacitor. Circuit protection is often (1) See [Figure 35](#page-13-2) for an example of a basic noninverting amplifier needed or required to prevent excessive line voltages with V_{DIG} not exceeding 5.5V. **or current surges from damaging the active circuitry**
 Figure 54. Impreved Hevrland Current Bump in the power amplifier and application circuitry.

(1) S_1 , S_2 , S_3 , and S_4 are Schottky diodes. S_1 and S_2 are B350 or equivalent. S_3 and S_4 are BAV99T or equivalent.

(2) L¹ should be small enough so that it does not interfere with the bandwidth of interest but large enough to suppress transients that could damage the OPA564-Q1.

(3) D_1 is a transient suppression diode. For 24V supplies, use SMBJ12CA. For 12V supplies, use SMBJ6.0CA. Voltage rating of transient voltage suppressor should be half the supply rating or less.

(4) The minimum recommended value for R_4 is 7.5k Ω .

Figure 52. Powerline Communication Line Coupling

[Figure 54](#page-25-1) shows a basic motor speed driver but does
not include any control over the motor speed. For
applications where good control of the speed of the
motor is desired, but the precision of a tachometer
control is not

PROGRAMMABLE POWER SUPPLY For more information on this circuit, see the
Application Bulletin DC Motor Speed Controller: [Figure 53](#page-25-0) shows the [OPA333](http://focus.ti.com/docs/prod/folders/print/opa333.html) used to control I_{SET} in
order to adjust the current limit of the OPA564-Q1.
[\(SBOA043\)](http://www.ti.com/lit/pdf/SBOA043), available for download at the TI web site.

Figure 53. Programmable Current Limit Option

(1) Z_1 , Z_2 = zener diodes (IN5246 or equivalent). Select Z_1 and Z_2 diodes that are capable of the maximum anticipated surge current.

(2) S_1 , S_2 = Schottky diodes (STPS1L40 or equivalent).

(3) C_1 = high-frequency bypass capacitors; C_2 = low-frequency bypass capacitors (minimum of 10µF for every 1A peak current)

Figure 54. Motor Drive Circuit

[OPA564-Q1](http://focus.ti.com/docs/prod/folders/print/opa564-q1.html)

www.ti.com SBOS567 – JUNE 2011

(1) I_{FLAG} and T_{FLAG} connections are not shown.

(2) Z_1 , Z_2 = zener diodes (IN5246 or equivalent). Select Z_1 and Z_2 diodes that are capable of the maximum anticipated surge current.

(3) S_1 , S_2 = Schottky diodes (STPS1L40 or equivalent).

(4) C_1 = high-frequency bypass capacitors; C_2 = low-frequency bypass capacitors (minimum of 10µF for every 1A peak current).

Figure 55. DC Motor Speed Controller (without Tachometer)

[OPA564-Q1](http://focus.ti.com/docs/prod/folders/print/opa564-q1.html)

Texas
Instruments

SBOS567 –JUNE 2011 **www.ti.com**

Figure 57. Temperature Measurement Using T_{SENSE} and TMP411

Figure 58. Detailed Powerline Communication Circuit

www.ti.com 10-Dec-2020

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA564-Q1 :

PACKAGE OPTION ADDENDUM

• Catalog: [OPA564](http://focus.ti.com/docs/prod/folders/print/opa564.html)

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

Texas
Instruments

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

TEXAS
INSTRUMENTS

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Feb-2019

*All dimensions are nominal

NOTES: A. All linear dimensions are in inches (millimeters).

This drawing is subject to change without notice. **B.**

Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). $C.$

This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <http://www.ti.com>. See the product data sheet for details regarding the exposed thermal pad dimensions.

PowerPAD is a trademark of Texas Instruments.

DWP (R-PDSO-G20)

PowerPAD[™] PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: A. All linear dimensions are in millimeters

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html\)](http://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](http://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated