

## ISO76x1 Low-Power Triple and Quad-Channels Digital Isolators

### 1 Features

- Signaling Rate: 150 Mbps (M-Grade), 25 Mbps (C-Grade)
- Robust Design with Integrated Noise Filter (C-Grade)
- Low Power Consumption, Typical  $I_{CC}$  per Channel (3.3-V Supplies):
  - ISO7631FM: 2 mA at 10 Mbps
  - ISO7631FC: 1.5 mA at 10 Mbps
  - ISO7641FC: 1.3 mA at 10 Mbps
- Extremely-Low  $I_{CC\_disable}$  (C-Grade)
- Low Propagation Delay: 7 ns Typical (M-Grade)
- Output Defaults to Low-State in Fail-Safe Mode
- Wide Temperature Range:  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$
- 50 KV/ $\mu\text{s}$  Transient Immunity, Typical
- Long Life With  $\text{SiO}_2$  Isolation Barrier
- Operates From 2.7-V (M-Grade), 3.3-V and 5-V Supply and Logic Levels
- 2.7-V (M-Grade), 3.3-V and 5-V Level Translation
- Wide Body SOIC-16 Package
- Safety and Regulatory Approvals
  - 2500 V<sub>RMS</sub> Isolation for 1 Minute per UL 1577
  - 4242 V<sub>PK</sub> Basic Insulation per DIN V VDE V 0884-10 and DIN EN 61010-1
  - CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 61010-1 End Equipment Standards
  - CQC Certification per GB4943.1-2011
  - TUV 3000 V<sub>RMS</sub> Reinforced Insulation according to EN/UL/CSA 60950-1 and EN/UL/CSA 61010-1

### 2 Applications

- Optocoupler Replacement in:
  - Industrial Fieldbus
    - Profibus
    - Modbus
    - DeviceNet™ Data Buses
  - Servo Control Interface
  - Motor Control
  - Power Supplies
  - Battery Packs

### 3 Description

The ISO7631F and ISO7641F devices provide galvanic isolation up to 4242 V<sub>PK</sub> per VDE. The ISO7631F device has three channels, two of which operate in the forward direction and one which operates in the reverse direction. The ISO7641F device has 4 channels, three of which operate in the forward direction and one of which operates in the reverse direction. Suffix F indicates that output defaults to low-state in fail-safe conditions (see ). M-Grade devices are high-speed isolators capable of up to 150-Mbps data rates with fast propagation delays, whereas C-Grade devices are capable of up to 25-Mbps data rates with low power consumption and integrated filters for noise-prone applications. C-Grade devices are recommended for lower-speed applications where input noise pulses of less than 6 ns duration must be suppressed, or when low-power consumption is critical.


Each isolation channel has a logic input and output buffer separated by a silicon dioxide ( $\text{SiO}_2$ ) insulation barrier. Used in conjunction with isolated power supplies, these devices prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. The devices have TTL input thresholds and can operate from 2.7-V (M-Grade), 3.3-V and 5-V supplies. All inputs are 5-V tolerant when supplied from 3.3-V or 2.7-V supplies.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ISO7631FM	SOIC (16)	10.30 mm × 7.50 mm
ISO7631FC		
ISO7641FC		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Simplified Schematic



Copyright © 2016, Texas Instruments Incorporated

- (1) V<sub>CCI</sub> and GNDI are supply and ground connections respectively for the input channels.
- (2) V<sub>CCO</sub> and GNDO are supply and ground connections respectively for the output channels.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## Table of Contents

<b>1 Features .....</b>	<b>1</b>	7.17 Switching Characteristics: $V_{CC1}$ at 5 V ± 10% and $V_{CC2}$ at 3.3 V ± 10% .....	<b>11</b>
<b>2 Applications .....</b>	<b>1</b>	7.18 Switching Characteristics: $V_{CC1}$ at 3.3 V ± 10% and $V_{CC2}$ at 5 V ± 10% .....	<b>12</b>
<b>3 Description .....</b>	<b>1</b>	7.19 Switching Characteristics: $V_{CC1}$ and $V_{CC2}$ at 3.3 V ± 10% .....	<b>12</b>
<b>4 Revision History.....</b>	<b>2</b>	7.20 Switching Characteristics: $V_{CC1}$ and $V_{CC2}$ at 2.7 V .....	<b>13</b>
<b>5 Available Options.....</b>	<b>4</b>	7.21 Typical Characteristics .....	<b>14</b>
<b>6 Pin Configuration and Functions .....</b>	<b>4</b>	<b>8 Parameter Measurement Information .....</b>	<b>17</b>
<b>7 Specifications.....</b>	<b>5</b>	<b>9 Detailed Description .....</b>	<b>19</b>
7.1 Absolute Maximum Ratings .....	5	9.1 Overview .....	19
7.2 ESD Ratings.....	5	9.2 Functional Block Diagram .....	19
7.3 Recommended Operating Conditions.....	5	9.3 Feature Description .....	20
7.4 Thermal Information .....	6	9.4 Device Functional Modes .....	23
7.5 Electrical Characteristics: $V_{CC1}$ and $V_{CC2}$ at 5 V ± 10% .....	6	<b>10 Application and Implementation.....</b>	<b>24</b>
7.6 Electrical Characteristics: $V_{CC1}$ at 5 V ± 10% and $V_{CC2}$ at 3.3 V ± 10% .....	6	10.1 Application Information.....	24
7.7 Electrical Characteristics: $V_{CC1}$ at 3.3 V ± 10% and $V_{CC2}$ at 5 V ± 10% .....	7	10.2 Typical Application .....	24
7.8 Electrical Characteristics: $V_{CC1}$ and $V_{CC2}$ at 3.3 V ± 10%.....	7	<b>11 Power Supply Recommendations .....</b>	<b>27</b>
7.9 Electrical Characteristics: $V_{CC1}$ and $V_{CC2}$ at 2.7 V (ISO7631FM Only).....	7	<b>12 Layout.....</b>	<b>27</b>
7.10 Power Dissipation Characteristics .....	7	12.1 Layout Guidelines .....	27
7.11 Supply Current Characteristics: $V_{CC1}$ and $V_{CC2}$ at 5 V ± 10% .....	8	12.2 Layout Example .....	27
7.12 Supply Current Characteristics: $V_{CC1}$ at 5 V ± 10% and $V_{CC2}$ at 3.3 V ± 10% .....	9	<b>13 Device and Documentation Support .....</b>	<b>28</b>
7.13 Supply Current Characteristics: $V_{CC1}$ at 3.3 V ± 10% and $V_{CC2}$ at 5 V ± 10% .....	9	13.1 Documentation Support .....	28
7.14 Supply Current Characteristics: $V_{CC1}$ and $V_{CC2}$ at 3.3 V ± 10% .....	10	13.2 Related Links .....	28
7.15 Supply Current Characteristics: $V_{CC1}$ and $V_{CC2}$ at 2.7 V (ISO7631FM Only) .....	10	13.3 Community Resources .....	28
7.16 Switching Characteristics: $V_{CC1}$ and $V_{CC2}$ at 5 V ± 10%.....	11	13.4 Trademarks .....	28

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision E (August 2015) to Revision F

	Page
• Changed the ISO7631 pin image in the <i>Pin Configuration and Functions</i> section .....	4

### Changes from Revision D (September 2013) to Revision E

	Page
• Added <i>Pin Configuration and Functions</i> section, <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section. .....	1
• Added 2.7-V (M-Grade), 3.3-V and 5-V Level Translation to <i>Features</i> section .....	1
• Deleted <i>marked as</i> column from <i>Available Options</i> table.....	4
• Added Footnote 3 to <i>Absolute Maximum Ratings</i> table.....	5
• Changed thermal metric values in the <i>Thermal Information</i> table. ....	6
• Changed $V_{CCX}$ to $V_{CC1}$ in <i>Electrical Characteristics: <math>V_{CC1}</math> and <math>V_{CC2}</math> at 5 V ± 10%</i> table.....	6
• Added cross-reference to $VI = V_{CC1}$ in the <i>Electrical Characteristics: <math>V_{CC1}</math> and <math>V_{CC2}</math> at 5 V ± 10%</i> table. ....	6
• Changed Footnote 1 of the <i>Electrical Characteristics: <math>V_{CC1}</math> and <math>V_{CC2}</math> at 5 V ± 10%</i> table for clarification. ....	6

• Added cross-reference to $VI = V_{CCI}$ in the <i>Electrical Characteristics: VCC1 at 5 V ± 10% and VCC2 at 3.3 V ± 10%</i> table. ....	6
• Added footnote to the <i>Electrical Characteristics: VCC1 at 3.3 V ± 10% and VCC2 at 5 V ± 10%</i> table. ....	7
• Changed $V_{CCX}$ to $V_{CCO}$ in the <i>Electrical Characteristics: VCC1 and VCC2 at 3.3 V ± 10%</i> table. ....	7
• Changed footnote 1 in the <i>Electrical Characteristics: VCC1 and VCC2 at 3.3 V ± 10%</i> table for clarification. ....	7
• Changed $V_{CCX}$ to $V_{CCO}$ in the <i>Electrical Characteristics: VCC1 and VCC2 at 2.7 V</i> table. ....	7
• Deleted <i>IEC and for DW-16 Package</i> from <i>IEC Package Insulation and Safety-Related Specifications for DW-16 Package</i> section. ....	20
• Changed L(I01) MIN from 8.3 mm to 8 mm, L(I02) MIN from 8.1 mm to 8 mm, and DIN IEC 60112 / VDE 0303 Part 1 to DIN EN 60112 (VDE 0303-11); IEC 60112 in the <i>Package Insulation and Safety-Related Specifications</i> table. ....	20
• Deleted footnote 2 from <i>Package Insulation and Safety-Related Specifications IEC and for DW-16 Package from IEC Package Insulation and Safety-Related Specifications for DW-16 Package</i> section. ....	20
• Changed VDE Standard to DIN V VDE V 0884-10 (VDE V 0084-10): 2006-12. ....	21
• Changed the value for $\theta_{JA}$ from 72 °C/W to 77.5 °C/W for the Test Conditions and the values for Safety input, output, or supply current max from 316, 482, and 643 to 293, 448 and 597 in the <i>Safety Limiting Values</i> table. ....	22
• Changed <i>safety temperature to case temperature</i> in <i>Safety Limiting Values</i> . ....	22
• Changed name of <i>DW-16 θJC Thermal Derating Curve per IEC 64747-5-2 to Thermal Derating Curve for Safety Limiting Current per VDE</i> . ....	22
• Changed <a href="#">Figure 22</a> in the <i>Safety Limiting Values</i> section. ....	22
• Changed I/O schematics figure in <i>Feature Description</i> section. ....	23

<b>Changes from Revision C (August 2013) to Revision D</b>	<b>Page</b>
• Deleted 2500 $V_{RMS}$ from Rated Isolation Data .....	4
• Changed the <a href="#">Table 3</a> , TUV column From: Certificate Number: U8V 13 07 77311 009 To: Certificate Number: U8V 13 09 77311 010.....	21

<b>Changes from Revision B (April 2013) to Revision C</b>	<b>Page</b>
• Changed the Description .....	1
• Deleted ISO7640FC from the Available Options table .....	4
• Changed The ISO7631FC Rated Isolation values in the Available Options table .....	4
• Deleted Graph ISO7640FC Supply Current Per Channel vs Data Rate .....	14
• Deleted Graph ISO7640FC Supply Current For All Channels vs Data Rate .....	14
• Added the TUV column to <a href="#">Table 3</a> .....	21
• Deleted ISO7640FC from the TYPICAL SUPPLY CURRENT EQUATIONS section .....	25
• Deleted the ISO7640 circuit from the APPLICATION INFORMATION section.....	27

<b>Changes from Revision A (September 2012) to Revision B</b>	<b>Page</b>
• Changed the $V_{IOTM}$ SPECIFICATION From: 4000 $V_{PEAK}$ to 4242 $V_{PEAK}$ .....	21
• Changed <a href="#">Table 3</a> : 4242 $V_{PK}$ To: 4000 $V_{PK}$ .....	21

<b>Changes from Original (September 2012) to Revision A</b>	<b>Page</b>
• Changed Description text From: "applications where input noise pulses of less than 10 ns duration..." To:"applications where input noise pulses of less than 6 ns duration..." .....	1
• Added note <i>Product Preview</i> to ISO7640FC in the Available Options table.....	4
• Changed Input PU in the Function table From: Z To: 'Undetermined' .....	23


## 5 Available Options

PRODUCT	RATED ISOLATION <sup>(1)</sup>	PACKAGE	INPUT THRESHOLD	DATA RATE	INTEGRATED NOISE FILTER	CHANNEL DIRECTION
ISO631FM	4242 V <sub>PK</sub>	DW-16	~1.5 V TTL	150 Mbps	No	2 Forward, 1 Reverse
ISO7631FC	4242 V <sub>PK</sub>	DW-16	~1.5 V TTL	25 Mbps	Yes	2 Forward, 1 Reverse
ISO7641FC	4242 V <sub>PK</sub>	DW-16	~1.5 V TTL	25 Mbps	Yes	3 Forward, 1 Reverse


(1) See the [Table 3](#) table for detailed isolation ratings.

## 6 Pin Configuration and Functions

ISO7641 DW Package  
16-Pin SOIC  
Top View



ISO7631 DW Package  
16-Pin SOIC  
Top View



### Pin Functions

NAME	PIN		I/O	DESCRIPTION
	ISO7641	ISO7631		
EN1	7	7	I	Enables (when input is High or Open) or Disables (when input is Low) OUTD of ISO7641 and OUTC of ISO7631
EN2	10	10	I	Enables (when input is High or Open) or Disables (when input is Low) OUTA, OUTB, and OUTC of ISO7641 Enables (when input is High or Open) or Disables (when input is Low) OUTA and OUTB of ISO7631
GND1	2, 8	2, 8	–	Ground connection for V <sub>CC1</sub>
GND2	9, 15	9, 15	–	Ground connection for V <sub>CC2</sub>
INA	3	3	I	Input, channel A
INB	4	4	I	Input, channel B
INC	5	12	I	Input, channel C
IND	11	–	I	Input, channel D
NC	–	6,11	–	No Connect pins are floating with no internal connection
OUTA	14	14	O	Output, channel A
OUTB	13	13	O	Output, channel B
OUTC	12	5	O	Output, channel C
OUTD	6	–	O	Output, channel D
V <sub>CC1</sub>	1	1	–	Power supply, V <sub>CC1</sub>
V <sub>CC2</sub>	16	16	–	Power supply, V <sub>CC2</sub>

## 7 Specifications

### 7.1 Absolute Maximum Ratings

See <sup>(1)</sup>

		<b>MIN</b>	<b>MAX</b>	<b>UNIT</b>
$V_{CC1}$ $V_{CC2}$ <sup>(2)</sup>	Supply voltage	-0.5	6	V
Voltage	INx, OUTx, ENx	-0.5	6 <sup>(3)</sup>	V
$I_O$	Output current		$\pm 15$	mA
$T_J$	Maximum junction temperature		150	°C
$T_{STG}$	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.
- (3) Maximum voltage must not exceed 6 V.

### 7.2 ESD Ratings

		<b>VALUE</b>	<b>UNIT</b>
$V_{(ESD)}$	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	$\pm 4000$	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	$\pm 1500$	
	Machine model (MM), JEDEC JESD22-A115-A	$\pm 200$	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

		<b>MIN</b>	<b>NOM</b>	<b>MAX</b>	<b>UNIT</b>
$V_{CC1}, V_{CC2}$	Supply voltage	2.7	5.5	V	
	C-Grade	3	5.5		
$I_{OH}$	High-level output current	-4		mA	
$I_{OL}$	Low-level output current		4	mA	
$V_{IH}$	High-level input voltage	2	5.5	V	
$V_{IL}$	Low-level input voltage	0	0.8	V	
$t_{ui}$	M-Grade: $\geq 3$ -V Operation	6.67		ns	
	M-Grade: $<3$ -V Operation	10			
	C-Grade: $\geq 3$ -V Operation	40			
$1 / t_{ui}$	M-Grade: $\geq 3$ -V Operation	0	150	Mbps	
	M-Grade: $<3$ -V Operation	0	100		
	C-Grade: $\geq 3$ -V Operation	0	25		
$T_J$	Junction temperature	-40	136	°C	
$T_A$	Ambient temperature	-40	25	125	°C

## 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>				ISO76x1Fx	UNIT
				DW (SOIC)	
				16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance			77.5	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance			40.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance			42.2	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter			15	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter			41.6	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 Electrical Characteristics: V<sub>CC1</sub> and V<sub>CC2</sub> at 5 V ± 10%

V<sub>CC1</sub> and V<sub>CC2</sub> at 5 V ± 10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	M-Grade			C-Grade			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -4 mA; see <a href="#">Figure 16</a>	V <sub>CCO</sub> <sup>(1)</sup> – 0.8	4.8		V <sub>CCO</sub> – 0.8	4.7		V
	I <sub>OH</sub> = -20 µA; see <a href="#">Figure 16</a>	V <sub>CCO</sub> – 0.1	5		V <sub>CCO</sub> – 0.1	5		
V <sub>OL</sub>	I <sub>OL</sub> = 4 mA; see <a href="#">Figure 16</a>		0.2	0.4		0.3	0.5	V
	I <sub>OL</sub> = 20 µA; see <a href="#">Figure 16</a>		0	0.1		0	0.1	
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis			450			450	mV
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CC</sub> at INx or ENx		10			10	µA
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx or ENx		-10			-10	µA
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CC1</sub> <sup>(1)</sup> or 0 V; see <a href="#">Figure 19</a>	25	75		25	75	kV/µs

(1) V<sub>CC1</sub> = Input-side supply voltage; V<sub>CCO</sub> = Output-side supply voltage

## 7.6 Electrical Characteristics: V<sub>CC1</sub> at 5 V ± 10% and V<sub>CC2</sub> at 3.3 V ± 10%

V<sub>CC1</sub> at 5 V ± 10% and V<sub>CC2</sub> at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	M-Grade			C-Grade			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -4 mA; see <a href="#">Figure 16</a>	OUTx on V <sub>CC1</sub> (5 V) side	V <sub>CC1</sub> – 0.8	4.8	V <sub>CC1</sub> – 0.8	4.7		V
		OUTx on V <sub>CC2</sub> (3.3 V) side	V <sub>CC2</sub> – 0.4	3	V <sub>CC2</sub> – 0.6	2.9		
	I <sub>OH</sub> = -20 µA; see <a href="#">Figure 16</a>	OUTx on V <sub>CC1</sub> (5 V) side	V <sub>CC1</sub> – 0.1	5	V <sub>CC1</sub> – 0.1	5		
		OUTx on V <sub>CC2</sub> (3.3 V) side	V <sub>CC2</sub> – 0.1	3.3	V <sub>CC2</sub> – 0.1	3.3		
V <sub>OL</sub>	I <sub>OL</sub> = 4 mA; see <a href="#">Figure 16</a>		0.2	0.4		0.3	0.5	V
	I <sub>OL</sub> = 20 µA; see <a href="#">Figure 16</a>		0	0.1		0	0.1	
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis			430			430	mV
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CC</sub> at INx or ENx		10			10	µA
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx or ENx		-10			-10	µA
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CC1</sub> <sup>(1)</sup> or 0 V; see <a href="#">Figure 19</a>	25	50		25	50	kV/µs

(1) V<sub>CC1</sub> = Input-side supply voltage

## 7.7 Electrical Characteristics: $V_{CC1}$ at 3.3 V ± 10% and $V_{CC2}$ at 5 V ± 10%

$V_{CC1}$  at 3.3 V ± 10% and  $V_{CC2}$  at 5 V ± 10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	M-Grade			C-Grade			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
$V_{OH}$ High-level output voltage	$I_{OH} = -4 \text{ mA}$ ; see <a href="#">Figure 16</a>	$V_{CC1} = 0.4$	3	$V_{CC1} = 0.6$	2.9			V
	$V_{OUTx}$ on $V_{CC1}$ (3.3 V) side	$V_{CC2} = 0.8$	4.8	$V_{CC2} = 0.8$	4.7			
	$I_{OH} = -20 \mu\text{A}$ ; see <a href="#">Figure 16</a>	$V_{CC1} = 0.1$	3.3	$V_{CC1} = 0.1$	3.3			
	$V_{OUTx}$ on $V_{CC2}$ (5 V) side	$V_{CC2} = 0.1$	5	$V_{CC2} = 0.1$	5			
$V_{OL}$ Low-level output voltage	$I_{OL} = 4 \text{ mA}$ ; see <a href="#">Figure 16</a>		0.2	0.4	0.3	0.5		V
	$I_{OL} = 20 \mu\text{A}$ ; see <a href="#">Figure 16</a>		0	0.1	0	0.1		
$V_{I(HYS)}$	Input threshold voltage hysteresis			430		430		mV
$I_{IH}$	High-level input current	$V_{IH} = V_{CC}$ at INx or ENx			10		10	μA
$I_{IL}$	Low-level input current	$V_{IL} = 0 \text{ V}$ at INx or ENx		-10		-10		μA
CMTI	Common-mode transient immunity	$V_I = V_{CC1}$ <sup>(1)</sup> or 0 V; see <a href="#">Figure 19</a>	25	50	25	50		kV/μs

(1)  $V_{CC1}$  = Input-side supply voltage

## 7.8 Electrical Characteristics: $V_{CC1}$ and $V_{CC2}$ at 3.3 V ± 10%

$V_{CC1}$  and  $V_{CC2}$  at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	M-Grade			C-Grade			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
$V_{OH}$ High-level output voltage	$I_{OH} = -4 \text{ mA}$ ; see <a href="#">Figure 16</a>	$V_{CCO}^{(1)} = 0.4$	3	$V_{CCO} = 0.6$	2.9			V
	$I_{OH} = -20 \mu\text{A}$ ; see <a href="#">Figure 16</a>	$V_{CCO} = 0.1$	3.3	$V_{CCO} = 0.1$	3.3			
$V_{OL}$ Low-level output voltage	$I_{OL} = 4 \text{ mA}$ ; see <a href="#">Figure 16</a>		0.2	0.4	0.3	0.5		V
	$I_{OL} = 20 \mu\text{A}$ ; see <a href="#">Figure 16</a>		0	0.1	0	0.1		
$V_{I(HYS)}$	Input threshold voltage hysteresis			425		425		mV
$I_{IH}$	High-level input current	$V_{IH} = V_{CC}$ at INx or ENx			10		10	μA
$I_{IL}$	Low-level input current	$V_{IL} = 0 \text{ V}$ at INx or ENx		-10		-10		μA
CMTI	Common-mode transient immunity	$V_I = V_{CC1}$ <sup>(1)</sup> or 0 V; see <a href="#">Figure 19</a>	25	50	25	50		kV/μs

(1)  $V_{CC1}$  = Input-side supply voltage;  $V_{CCO}$  = Output-side supply voltage

## 7.9 Electrical Characteristics: $V_{CC1}$ and $V_{CC2}$ at 2.7 V (ISO7631FM Only)

$V_{CC1}$  and  $V_{CC2}$  at 2.7 V <sup>(1)</sup> (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$ High-level output voltage	$I_{OH} = -4 \text{ mA}$ ; see <a href="#">Figure 16</a>	$V_{CCO}^{(2)} = 0.5$	2.4		V
	$I_{OH} = -20 \mu\text{A}$ ; see <a href="#">Figure 16</a>	$V_{CCO} = 0.1$	2.7		
$V_{OL}$ Low-level output voltage	$I_{OL} = 4 \text{ mA}$ ; see <a href="#">Figure 16</a>		0.2	0.4	V
	$I_{OL} = 20 \mu\text{A}$ ; see <a href="#">Figure 16</a>		0	0.1	
$V_{I(HYS)}$	Input threshold voltage hysteresis			350	mV
$I_{IH}$	High-level input current	$V_{IH} = V_{CC}$ at INx or ENx			10 μA
$I_{IL}$	Low-level input current	$V_{IL} = 0 \text{ V}$ at INx or ENx		-10	μA
CMTI	Common-mode transient immunity	$V_I = V_{CC1}$ <sup>(2)</sup> or 0 V; see <a href="#">Figure 19</a>	25	50	kV/μs

(1) Only M-Grade devices are recommended for operation down to 2.7 V supplies. For 2.7 V-operation, max data rate is 100 Mbps.

(2)  $V_{CC1}$  = Input-side supply voltage;  $V_{CCO}$  = Output-side supply voltage

## 7.10 Power Dissipation Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$P_D$ Maximum Device Power Dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}$ , $T_J = 150^\circ\text{C}$ , $CL = 15 \text{ pF}$ Input a 75 MHz 50% duty cycle square wave			399	mW

## 7.11 Supply Current Characteristics: $V_{CC1}$ and $V_{CC2}$ at 5 V ± 10%

$V_{CC1}$  and  $V_{CC2}$  at 5 V ± 10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS			M-Grade			C-Grade			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
<b>ISO7631F</b>										
$I_{CC1}$	Disable	EN1 = EN2 = 0 V		2.5	4	1.1	1.9	mA		
$I_{CC2}$				3.7	5.4	1.5	2.6	mA		
$I_{CC1}$	DC to 1 Mbps			2.6	4.1	1.8	2.7	mA		
$I_{CC2}$				3.8	5.5	2.6	3.9	mA		
$I_{CC1}$	10 Mbps		DC Signal: $V_I = V_{CC}$ or 0 V AC Signal: All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	3.3	4.5	2.7	3.7	mA		
$I_{CC2}$				4.9	6.6	3.9	5.3	mA		
$I_{CC1}$	25 Mbps			4.5	6	4.1	5.4	mA		
$I_{CC2}$				6.8	9	5.9	7.8	mA		
$I_{CC1}$	150 Mbps			15	19.5	Not Applicable	mA			
$I_{CC2}$				22	30	Not Applicable	mA			
<b>ISO7641F</b>										
$I_{CC1}$	Disable	EN1 = EN2 = 0 V				1.2	2.1	mA		
$I_{CC2}$						1.6	2.6	mA		
$I_{CC1}$	DC to 1 Mbps					1.8	2.8	mA		
$I_{CC2}$						3.1	4.2	mA		
$I_{CC1}$	10 Mbps		DC Signal: $V_I = V_{CC}$ or 0 V, AC Signal: All channels switching with square wave clock input; $C_L = 15 \text{ pF}$			3	4	mA		
$I_{CC2}$						4.9	6.1	mA		
$I_{CC1}$	25 Mbps					4.8	6	mA		
$I_{CC2}$						7.7	9.5	mA		

## 7.12 Supply Current Characteristics: $V_{CC1}$ at 5 V ± 10% and $V_{CC2}$ at 3.3 V ± 10%

$V_{CC1}$  at 5 V ± 10% and  $V_{CC2}$  at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

<b>PARAMETER</b>	<b>TEST CONDITIONS</b>			<b>M-Grade</b>			<b>C-Grade</b>			<b>UNIT</b>
				<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	
<b>ISO7631F</b>										
$I_{CC1}$	Disable	EN1 = EN2 = 0 V		2.5	4		1.1	1.9		mA
$I_{CC2}$				2.7	3.7		0.7	1.3		mA
$I_{CC1}$	DC to 1 Mbps			2.6	4.1		1.8	2.7		mA
$I_{CC2}$				2.8	3.8		1.8	2.6		mA
$I_{CC1}$	10 Mbps		DC Signal: $V_I = V_{CC}$ or 0 V AC Signal: All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	3.3	4.5		2.7	3.7		mA
$I_{CC2}$				3.5	4.6		2.6	3.5		mA
$I_{CC1}$	25 Mbps			4.5	6		4.1	5.4		mA
$I_{CC2}$				4.7	5.9		3.8	5		mA
$I_{CC1}$	150 Mbps			15	19.5	Not Applicable				mA
$I_{CC2}$				14.6	19	Not Applicable				mA
<b>ISO7641F</b>										
$I_{CC1}$	Disable	EN1 = EN2 = 0 V					1.2	2.1		mA
$I_{CC2}$							0.8	1.3		mA
$I_{CC1}$	DC to 1 Mbps						1.8	2.8		mA
$I_{CC2}$							2	2.9		mA
$I_{CC1}$	10 Mbps		DC Signal: $V_I = V_{CC}$ or 0 V, AC Signal: All channels switching with square wave clock input; $C_L = 15 \text{ pF}$				3	4		mA
$I_{CC2}$							3.2	4.1		mA
$I_{CC1}$	25 Mbps						4.8	6		mA
$I_{CC2}$							5.1	7		mA

## 7.13 Supply Current Characteristics: $V_{CC1}$ at 3.3 V ± 10% and $V_{CC2}$ at 5 V ± 10%

$V_{CC1}$  at 3.3 V ± 10% and  $V_{CC2}$  at 5 V ± 10% (over recommended operating conditions unless otherwise noted)

<b>PARAMETER</b>	<b>TEST CONDITIONS</b>			<b>M-Grade</b>			<b>C-Grade</b>			<b>UNIT</b>
				<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	
<b>ISO7631F</b>										
$I_{CC1}$	Disable	EN1 = EN2 = 0 V		1.8	2.8		0.6	1.1		mA
$I_{CC2}$				3.7	5.4		1.5	2.6		mA
$I_{CC1}$	DC to 1 Mbps			1.9	2.9		1.2	1.8		mA
$I_{CC2}$				3.8	5.5		2.6	3.9		mA
$I_{CC1}$	10 Mbps		DC Signal: $V_I = V_{CC}$ or 0 V AC Signal: All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	2.4	3.4		1.8	2.6		mA
$I_{CC2}$				4.9	6.6		3.9	5.3		mA
$I_{CC1}$	25 Mbps			3.2	4.2		2.7	3.6		mA
$I_{CC2}$				6.8	9		5.9	7.8		mA
$I_{CC1}$	150 Mbps			9.3	12.5	Not Applicable				mA
$I_{CC2}$				22	30	Not Applicable				mA
<b>ISO7641F</b>										
$I_{CC1}$	Disable	EN1 = EN2 = 0 V					0.7	1.1		mA
$I_{CC2}$							1.6	2.6		mA
$I_{CC1}$	DC to 1 Mbps						1.2	1.9		mA
$I_{CC2}$							3.1	4.2		mA
$I_{CC1}$	10 Mbps		DC Signal: $V_I = V_{CC}$ or 0 V, AC Signal: All channels switching with square wave clock input; $C_L = 15 \text{ pF}$				2	2.8		mA
$I_{CC2}$							4.9	6.1		mA
$I_{CC1}$	25 Mbps						3.1	4		mA
$I_{CC2}$							7.7	9.5		mA

## 7.14 Supply Current Characteristics: $V_{CC1}$ and $V_{CC2}$ at 3.3 V ± 10%

$V_{CC1}$  and  $V_{CC2}$  at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS			M-Grade			C-Grade			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
<b>ISO7631F</b>										
$I_{CC1}$	Disable	EN1 = EN2 = 0 V		1.8	2.8		0.6	1.1		mA
$I_{CC2}$				2.7	3.7		0.7	1.3		mA
$I_{CC1}$	DC to 1 Mbps			1.9	2.9		1.2	1.8		mA
$I_{CC2}$				2.8	3.8		1.8	2.6		mA
$I_{CC1}$	10 Mbps		DC Signal: $V_I = V_{CC}$ or 0 V AC Signal: All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	2.4	3.4		1.8	2.6		mA
$I_{CC2}$				3.5	4.6		2.6	3.5		mA
$I_{CC1}$	25 Mbps			3.2	4.2		2.7	3.6		mA
$I_{CC2}$				4.7	5.9		3.8	5		mA
$I_{CC1}$	150 Mbps			9.3	12.5	Not Applicable				mA
$I_{CC2}$				14.6	19	Not Applicable				mA
<b>ISO7641F</b>										
$I_{CC1}$	Disable	EN1 = EN2 = 0 V					0.7	1.1		mA
$I_{CC2}$							0.8	1.3		mA
$I_{CC1}$	DC to 1 Mbps						1.2	1.9		mA
$I_{CC2}$							2	2.9		mA
$I_{CC1}$	10 Mbps		DC Signal: $V_I = V_{CC}$ or 0 V, AC Signal: All channels switching with square wave clock input; $C_L = 15 \text{ pF}$				2	2.8		mA
$I_{CC2}$							3.2	4.1		mA
$I_{CC1}$	25 Mbps						3.1	4		mA
$I_{CC2}$							5.1	7		mA

## 7.15 Supply Current Characteristics: $V_{CC1}$ and $V_{CC2}$ at 2.7 V (ISO7631FM Only) <sup>(1)</sup>

$V_{CC1}$  and  $V_{CC2}$  at 2.7 V (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS			M-Grade			UNIT		
				MIN	TYP	MAX			
<b>ISO7631F</b>									
$I_{CC1}$	Disable	EN1 = EN2 = 0 V		1.5	2.4		mA		
$I_{CC2}$				2.2	3.2		mA		
$I_{CC1}$	DC to 1 Mbps			1.6	2.5		mA		
$I_{CC2}$				2.3	3.2		mA		
$I_{CC1}$	10 Mbps		DC Signal: $V_I = V_{CC}$ or 0 V AC Signal: All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	2	2.9		mA		
$I_{CC2}$				3	3.9		mA		
$I_{CC1}$	25 Mbps			2.7	3.7		mA		
$I_{CC2}$				3.9	4.9		mA		
$I_{CC1}$	100 Mbps			5.7	6.8		mA		
$I_{CC2}$				8.6	12		mA		

(1) Only M-Grade devices are recommended for operation down to 2.7 V supplies. For 2.7 V-operation, max data rate is 100 Mbps.

## 7.16 Switching Characteristics: $V_{CC1}$ and $V_{CC2}$ at 5 V ± 10%

$V_{CC1}$  and  $V_{CC2}$  at 5 V ± 10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	M-Grade			C-Grade			UNIT		
		MIN	TYP	MAX	MIN	TYP	MAX			
<b>ISO7631F, ISO7641F</b>										
$t_{PLH}, t_{PHL}$	Propagation delay time	See Figure 16	3.5	7	10.5	11	17	28	ns	
PWD <sup>(1)</sup>	Pulse width distortion $ t_{PHL} - t_{PLH} $	See Figure 16			2			3	ns	
$t_{sk(o)}$ <sup>(2)</sup>	Channel-to-channel output skew time	Same-direction Channels			2			3	ns	
		Opposite-direction Channels			3			4		
$t_{sk(pp)}$ <sup>(3)</sup>	Part-to-part skew time				4.5			13	ns	
$t_r$	Output signal rise time	See Figure 16			1.6			2.8	ns	
$t_f$	Output signal fall time	See Figure 16			1			2.9	ns	
$t_{PHZ}$	Disable Propagation Delay, high-to-high impedance output	See Figure 17			5	16		8	20	ns
$t_{PLZ}$	Disable Propagation Delay, low-to-high impedance output	See Figure 17			5	16		7	20	ns
$t_{PZH}$	Enable Propagation Delay, high impedance-to-high output	See Figure 17			4	16		11000	22000 <sup>(4)</sup>	ns
$t_{PZL}$	Enable Propagation Delay, high impedance-to-low output	See Figure 17			4	16		8	20	ns
$t_{fs}$	Fail-safe output delay time from input data or power loss	See Figure 18			9.5			9	μs	

(1) Also known as Pulse Skew.

(2)  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

(4) The enable signal rate for C-grade devices should be ≤ 45 Kbps.

## 7.17 Switching Characteristics: $V_{CC1}$ at 5 V ± 10% and $V_{CC2}$ at 3.3 V ± 10%

$V_{CC1}$  at 5 V ± 10% and  $V_{CC2}$  at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	M-Grade			C-Grade			UNIT		
		MIN	TYP	MAX	MIN	TYP	MAX			
<b>ISO7631F, ISO7641F</b>										
$t_{PLH}, t_{PHL}$	Propagation delay time	See Figure 16	4	8	13	11	18	32	ns	
PWD <sup>(1)</sup>	Pulse width distortion $ t_{PHL} - t_{PLH} $	See Figure 16			2			3.5	ns	
$t_{sk(o)}$ <sup>(2)</sup>	Channel-to-channel output skew time	Same-direction Channels			2.5			4.5	ns	
		Opposite-direction Channels			3.5			5.5		
$t_{sk(pp)}$ <sup>(3)</sup>	Part-to-part skew time				6			15	ns	
$t_r$	Output signal rise time	See Figure 16			2			3.6	ns	
$t_f$	Output signal fall time	See Figure 16			1.2			3.3	ns	
$t_{PHZ}$	Disable Propagation Delay, high-to-high impedance output	See Figure 17			6.5	17		9	20	ns
$t_{PLZ}$	Disable Propagation Delay, low-to-high impedance output	See Figure 17			6.5	17		8	20	ns
$t_{PZH}$	Enable Propagation Delay, high impedance-to-high output	See Figure 17			5.5	17		11000	22000 <sup>(4)</sup>	ns
$t_{PZL}$	Enable Propagation Delay, high impedance-to-low output	See Figure 17			5.5	17		10	30	ns
$t_{fs}$	Fail-safe output delay time from input data or power loss	See Figure 18			9.5			8.5	μs	

(1) Also known as Pulse Skew.

(2)  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

(4) The enable signal rate for C-grade devices should be ≤ 45 Kbps.

## 7.18 Switching Characteristics: $V_{CC1}$ at $3.3\text{ V} \pm 10\%$ and $V_{CC2}$ at $5\text{ V} \pm 10\%$

$V_{CC1}$  at  $3.3\text{ V} \pm 10\%$  and  $V_{CC2}$  at  $5\text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	M-Grade			C-Grade			UNIT	
		MIN	TYP	MAX	MIN	TYP	MAX		
<b>ISO7631F, ISO7641F</b>									
$t_{PLH}, t_{PHL}$	Propagation delay time	See Figure 16	4	7.5	12.5	11	18.5	32	ns
PWD <sup>(1)</sup>	Pulse width distortion $ t_{PHL} - t_{PLH} $	See Figure 16			2			2.5	ns
$t_{sk(o)}^{(2)}$	Channel-to-channel output skew time	Same-direction Channels			2.5			4.5	ns
		Opposite-direction Channels			3.5			5.5	
$t_{sk(pp)}^{(3)}$	Part-to-part skew time			6			15	ns	
$t_r$	Output signal rise time	See Figure 16		1.7			2.9	ns	
$t_f$	Output signal fall time	See Figure 16		1.1			2.9	ns	
$t_{PHZ}$	Disable Propagation Delay, high-to-high impedance output	See Figure 17		5.5	17		8	20	ns
$t_{PLZ}$	Disable Propagation Delay, low-to-high impedance output	See Figure 17		5.5	17		7	20	ns
$t_{PZH}$	Enable Propagation Delay, high impedance-to-high output	See Figure 17		4.5	17		11000	22000 <sup>(4)</sup>	ns
$t_{PZL}$	Enable Propagation Delay, high impedance-to-low output	See Figure 17		4.5	17		8	30	ns
$t_{fs}$	Fail-safe output delay time from input data or power loss	See Figure 18		9.5			7.5		μs

(1) Also known as Pulse Skew.

(2)  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

(4) The enable signal rate for C-grade devices should be  $\leq 45$  Kbps.

## 7.19 Switching Characteristics: $V_{CC1}$ and $V_{CC2}$ at $3.3\text{ V} \pm 10\%$

$V_{CC1}$  and  $V_{CC2}$  at  $3.3\text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	M-Grade			C-Grade			UNIT	
		MIN	TYP	MAX	MIN	TYP	MAX		
<b>ISO7631F, ISO7641F</b>									
$t_{PLH}, t_{PHL}$	Propagation delay time	See Figure 16	4	8.5	14	12	23	35	ns
PWD <sup>(1)</sup>	Pulse width distortion $ t_{PHL} - t_{PLH} $	See Figure 16			2			3	ns
$t_{sk(o)}^{(2)}$	Channel-to-channel output skew time	Same-direction Channels			3			5	ns
		Opposite-direction Channels			4			6	
$t_{sk(pp)}^{(3)}$	Part-to-part skew time			6.5			16	ns	
$t_r$	Output signal rise time	See Figure 16		2			3.7	ns	
$t_f$	Output signal fall time	See Figure 16		1.3			3.4	ns	
$t_{PHZ}$	Disable Propagation Delay, high-to-high impedance output	See Figure 17		6.5	17		9	20	ns
$t_{PLZ}$	Disable Propagation Delay, low-to-high impedance output	See Figure 17		6.5	17		8	20	ns
$t_{PZH}$	Enable Propagation Delay, high impedance-to-high output	See Figure 17		5.5	17		11000	22000 <sup>(4)</sup>	ns
$t_{PZL}$	Enable Propagation Delay, high impedance-to-low output	See Figure 17		5.5	17		10	30	ns
$t_{fs}$	Fail-safe output delay time from input data or power loss	See Figure 18		9.2			7.5		μs

(1) Also known as Pulse Skew.

(2)  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

(4) The enable signal rate for C-grade devices should be  $\leq 45$  Kbps.

## 7.20 Switching Characteristics: $V_{CC1}$ and $V_{CC2}$ at 2.7 V <sup>(1)</sup>

$V_{CC1}$  and  $V_{CC2}$  at 2.7 V (over recommended operating conditions unless otherwise noted)

<b>PARAMETER</b>	<b>TEST CONDITIONS</b>	<b>M-Grade</b>			<b>UNIT</b>
		<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	
<b>ISO7631F, ISO7641F</b>					
$t_{PLH}, t_{PHL}$	Propagation delay time	See <a href="#">Figure 16</a>	5	8	16 ns
PWD <sup>(2)</sup>	Pulse width distortion $ t_{PHL} - t_{PLH} $	See <a href="#">Figure 16</a>		2.5	ns
$t_{SK(o)}^{(3)}$	Channel-to-channel output skew time	Same-direction Channels		4	ns
		Opposite-direction Channels		5	ns
$t_{SK(pp)}$ <sup>(4)</sup>	Part-to-part skew time			8	ns
$t_r$	Output signal rise time	See <a href="#">Figure 16</a>		2.3	ns
$t_f$	Output signal fall time	See <a href="#">Figure 16</a>		1.8	ns
$t_{PHZ}$	Disable Propagation Delay, high-to-high impedance output	See <a href="#">Figure 17</a>	8	18	ns
$t_{PLZ}$	Disable Propagation Delay, low-to-high impedance output	See <a href="#">Figure 17</a>	8	18	ns
$t_{PZH}$	Enable Propagation Delay, high impedance-to-high output	See <a href="#">Figure 17</a>	7	18	ns
$t_{PZL}$	Enable Propagation Delay, high impedance-to-low output	See <a href="#">Figure 17</a>	7	18	ns
$t_{fs}$	Fail-safe output delay time from input data or power loss	See <a href="#">Figure 18</a>		8.5	μs







(1) Only M-Grade devices are recommended for operation down to 2.7 V supplies. For 2.7 V-operation, max data rate is 100 Mbps.

(2) Also known as Pulse Skew.


(3)  $t_{SK(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(4)  $t_{SK(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.


## 7.21 Typical Characteristics




## Typical Characteristics (continued)




## Typical Characteristics (continued)



**Figure 13. C-Grade Propagation Delay Time vs Free Air Temperature**





**Figure 14. M-Grade Output Jitter vs Data Rate**



**Figure 15. C-Grade Output Jitter vs Data Rate**





## 8 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq 3$  ns,  $t_f \leq 3$  ns,  $Z_O = 50 \Omega$ . At the input, 50  $\Omega$  resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

**Figure 16. Switching Characteristics Test Circuit and Voltage Waveforms**




Copyright © 2016, Texas Instruments Incorporated

- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  10 kHz, 50% duty cycle,  $t_r \leq 3$  ns,  $t_f \leq 3$  ns,  $Z_O = 50 \Omega$ .
- B.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

**Figure 17. Enable/Disable Propagation Delay Time Test Circuit and Waveform**


### Parameter Measurement Information (continued)



Copyright © 2016, Texas Instruments Incorporated

- A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

**Figure 18. Failsafe Delay Time Test Circuit and Voltage Waveforms**



Copyright © 2016, Texas Instruments Incorporated

- A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

**Figure 19. Common-Mode Transient Immunity Test Circuit**


## 9 Detailed Description

### 9.1 Overview

The isolator in Figure 20 is based on a capacitive, isolation-barrier technique. The I/O channel of the device consists of two internal data channels, a high-frequency channel (HF) with a bandwidth from 100 kbps up to 150 Mbps, and a low-frequency channel (LF) covering the range from 100 kbps down to DC. In principle, a single-ended input signal entering the HF-channel is split into a differential signal via the inverter gate at the input. The following capacitor-resistor networks differentiate the signal into transients, which then are converted into differential pulses by two comparators. The comparator outputs drive a NOR-gate flip-flop whose output feeds an output multiplexer. A decision logic (DCL) at the driving output of the flip-flop measures the durations between signal transients. If the duration between two consecutive transients exceeds a certain time limit, (as in the case of a low-frequency signal), the DCL forces the output-multiplexer to switch from the high- to the low-frequency channel.


Because low-frequency input signals require the internal capacitors to assume prohibitively large values, these signals are pulse-width modulated (PWM) with the carrier frequency of an internal oscillator, thus creating a sufficiently high frequency signal, capable of passing the capacitive barrier. As the input is modulated, a low-pass filter (LPF) is needed to remove the high-frequency carrier from the actual data before passing it on to the output multiplexer.

### 9.2 Functional Block Diagram



**Figure 20. ISO7631FM Conceptual Block Diagram**

## Functional Block Diagram (continued)



Copyright © 2016, Texas Instruments Incorporated

**Figure 21. ISO7631FC and ISO7641FC Conceptual Block Diagram**

## 9.3 Feature Description

### 9.3.1 Package Insulation and Safety-Related Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	8			mm
L(I02) <sup>(1)</sup>	Minimum external tracking (Creepage)	8			mm
CTI	Tracking resistance (Comparative Tracking Index)	≥400			V
DTI	Minimum Internal Gap (Internal Clearance)	0.014			mm
$C_I^{(2)}$	$V_I = V_{CC}/2 + 0.4 \sin(2\pi ft)$ , $f = 1\text{MHz}$ , $V_{CC} = 5\text{ V}$	2			pF

(1) Per JEDEC package dimensions.

(2) Measured from input pin to ground.

### NOTE

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.

Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

**Table 1. DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 Insulation Characteristics<sup>(1)</sup>**

<b>PARAMETER</b>		<b>TEST CONDITIONS</b>	<b>SPECIFICATION</b>	<b>UNIT</b>
V <sub>IORM</sub>	Maximum working insulation voltage		1414	V <sub>PEAK</sub>
V <sub>PR</sub>	Input-to-output test voltage	After Input/Output safety test subgroup 2/3, V <sub>PR</sub> = V <sub>IORM</sub> x 1.2, t = 10 s, Partial discharge < 5 pC	1697	V <sub>PEAK</sub>
		Method a, After environmental tests subgroup 1, V <sub>PR</sub> = V <sub>IORM</sub> x 1.6, t = 10 s, Partial Discharge < 5 pC	2262	
		Method b1, 100% Production test V <sub>PR</sub> = V <sub>IORM</sub> x 1.875, t = 1 s Partial discharge < 5 pC	2652	
V <sub>IOTM</sub>	Maximum transient overvoltage	V <sub>TEST</sub> = V <sub>IOTM</sub> t = 60 sec (Qualification) t = 1 sec (100% Production)	4242	V <sub>PEAK</sub>
R <sub>IO</sub> <sup>(2)</sup>	Isolation resistance, Input to Output	V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	>10 <sup>12</sup>	Ω
		V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	>10 <sup>11</sup>	
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	>10 <sup>9</sup>	
C <sub>IO</sub> <sup>(2)</sup>	Barrier capacitance, Input to Output	V <sub>I</sub> = 0.4 sin (2πft), f = 1MHz	2	pF
Pollution degree			2	

(1) Climatic Classification 40/125/21

(2) All pins on each side of the barrier tied together creating a two-terminal device.

**Table 2. IEC 60664-1 Ratings Table**

<b>PARAMETER</b>	<b>TEST CONDITIONS</b>	<b>SPECIFICATION</b>
Material Group		II
Installation classification / Overvoltage category for basic insulation	Rated mains voltage ≤ 300 V <sub>RMS</sub>	I–IV
	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I–III
	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	I–II

**Table 3. Regulatory Information**

<b>VDE</b>	<b>TUV</b>	<b>CSA</b>	<b>UL</b>	<b>CQC</b>
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 61010-1 (VDE 0411-1):2011-07	Certified according to EN/UL/CSA 60950-1 and 61010-1	Approved under CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 61010-1	Recognized under 1577 Component Recognition Program	Certified according to GB4943.1-2011
Basic Insulation Maximum Transient Overvoltage, 4242 V <sub>PK</sub> Maximum Working Voltage, 1414 V <sub>PK</sub>	3000 V <sub>RMS</sub> Reinforced Insulation, 400 V <sub>RMS</sub> maximum working voltage 3000 V <sub>RMS</sub> Basic Insulation, 600 V <sub>RMS</sub> maximum working voltage	3000 V <sub>RMS</sub> Isolation Rating	Single Protection, 2500 V <sub>RMS</sub> <sup>(1)</sup>	Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V <sub>RMS</sub> Maximum Working Voltage
Certificate number: 40016131	Certificate number: U8V 13 09 77311 010	Master contract number: 220991	File number: E181974	Certificate number: CQC14001109542

(1) Production tested ≥ 3000 V<sub>RMS</sub> for 1 second in accordance with UL 1577.

### 9.3.1.1 Safety Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
$I_s$ Safety input, output, or supply current	DW-16	$\theta_{JA} = 77.5 \text{ }^{\circ}\text{C/W}$ , $V_I = 5.5\text{V}$ , $T_J = 150\text{ }^{\circ}\text{C}$ , $T_A = 25\text{ }^{\circ}\text{C}$				293	mA
		$\theta_{JA} = 77.5 \text{ }^{\circ}\text{C/W}$ , $V_I = 3.6\text{V}$ , $T_J = 150\text{ }^{\circ}\text{C}$ , $T_A = 25\text{ }^{\circ}\text{C}$				448	
		$\theta_{JA} = 77.5 \text{ }^{\circ}\text{C/W}$ , $V_I = 2.7\text{V}$ , $T_J = 150\text{ }^{\circ}\text{C}$ , $T_A = 25\text{ }^{\circ}\text{C}$				597	
$T_S$ Maximum safety temperature						150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a High-K Test Board for Leaded Surface Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.





Figure 22. Thermal Derating Curve for Safety Limiting Current per VDE

## 9.4 Device Functional Modes

**Table 4. Function Table<sup>(1)</sup>**

INPUT $V_{CC}$	OUTPUT $V_{CC}$	INPUT (INx)	OUTPUT ENABLE (ENx)	OUTPUT (OUTx)
PU	PU	H	H or Open	H
		L	H or Open	L
		X	L	Z
		Open	H or Open	L
PD	PU	X	H or Open	L
PD	PU	X	L	Z
PU	PD	X	X	Undetermined

(1) PU = Powered Up( $V_{CC} \geq 2.7$  V); PD = Powered Down ( $V_{CC} \leq 2.1$  V); X = Irrelevant; H = High Level; L = Low Level; Z = High Impedance



Copyright © 2016, Texas Instruments Incorporated

**Figure 23. Device I/O Schematics**

## 10 Application and Implementation


### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

ISO7641FC uses single-ended TTL-logic switching technology. It has a supply voltage range from 3 V to 5.5 V for both supplies,  $V_{CC1}$  and  $V_{CC2}$ . When designing with digital isolators, it is important to note that due to the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is,  $\mu$ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

### 10.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated


**Figure 24. Isolated Data Acquisition System for Process Control**

#### 10.2.1 Design Requirements

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO76xx device only requires two external bypass capacitors to operate.

## Typical Application (continued)

### 10.2.2 Detailed Design Procedure



Copyright © 2016, Texas Instruments Incorporated

**Figure 25. Typical ISO7641FC Circuit Hookup**

#### 10.2.2.1 Typical Supply Current Equations

(Calculated based on room temperature and typical Silicon process)

##### ISO7631FM:

At  $V_{CC1} = V_{CC2} = 3.3$  V

$$I_{CC1} = 1.8072 + 0.0244 \times f + 0.0016 \times f \times C_L \quad (1)$$

$$I_{CC2} = 2.4625 + 0.0252 \times f + 0.0033 \times f \times C_L \quad (2)$$

At  $V_{CC1} = V_{CC2} = 5$  V

$$I_{CC1} = 2.3183 + 0.04 \times f + 0.0025 \times f \times C_L \quad (3)$$

$$I_{CC2} = 3.2582 + 0.0403 \times f + 0.0049 \times f \times C_L \quad (4)$$

##### ISO7631FC:

At  $V_{CC1} = V_{CC2} = 3.3$  V

$$I_{CC1} = 1.1762 + 0.0325 \times f + 0.0017 \times f \times C_L \quad (5)$$

$$I_{CC2} = 1.5285 + 0.0299 \times f + 0.0033 \times f \times C_L \quad (6)$$

At  $V_{CC1} = V_{CC2} = 5$  V

$$I_{CC1} = 1.6001 + 0.0528 \times f + 0.0025 \times f \times C_L \quad (7)$$

$$I_{CC2} = 2.2032 + 0.0475 \times f + 0.005 \times f \times C_L \quad (8)$$

##### ISO7641FC:

At  $V_{CC1} = V_{CC2} = 3.3$  V

$$I_{CC1} = 1.2162 + 0.0462 \times f + 0.0017 \times f \times C_L \quad (9)$$

## Typical Application (continued)

(Calculated based on room temperature and typical Silicon process)

$$I_{CC2} = 1.8054 + 0.0411 \times f + 0.005 \times f \times C_L \quad (10)$$

At  $V_{CC1} = V_{CC2} = 5$  V

$$I_{CC1} = 1.6583 + 0.0757 \times f + 0.0025 \times f \times C_L \quad (11)$$

$$I_{CC2} = 2.5008 + 0.0655 \times f + 0.0076 \times f \times C_L \quad (12)$$

$I_{CC1}$  and  $I_{CC2}$  are typical supply currents measured in mA; f is data rate measured in Mbps;  $C_L$  is the capacitive load on each channel measured in pF.

### 10.2.3 Application Curves




Figure 26. M-Grade Typical Eye Diagram at 150 Mbps,  
5 V Operation




Figure 27. M-Grade Typical Eye Diagram at 150 Mbps,  
3.3 V Operation




Figure 28. C-Grade Typical Eye Diagram at 25 Mbps, 5 V  
Operation




Figure 29. C-Grade Typical Eye Diagram at 25 Mbps, 3.3 V  
Operation

## 11 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, a 0.1- $\mu$ F bypass capacitor is recommended at input and output supply pins ( $V_{CC1}$  and  $V_{CC2}$ ). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' [SN6501](#). For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 data sheet ([SLLSEA0](#)).

## 12 Layout

### 12.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 30](#)). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.


- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power and ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

#### NOTE

For detailed layout recommendations, see *Digital Isolator Design Guide*, [SLLA284](#).

### 12.2 Layout Example



**Figure 30. Recommended Layer Stack**

## 13 Device and Documentation Support

### 13.1 Documentation Support

#### 13.1.1 Related Documentation

For related documentation, see the following:

- *Digital Isolator Design Guide*, [SLLA284](#)
- *Transformer Driver for Isolated Power Supplies*, [SLLSEA0](#)
- Isolation Glossary, [SLLA353](#)

### 13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 5. Related Links**

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ISO7631FM	<a href="#">Click here</a>				
ISO7631FC	<a href="#">Click here</a>				
ISO7641FC	<a href="#">Click here</a>				

### 13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 13.4 Trademarks

DeviceNet, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

### 13.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGE OUTLINE

DW0016B

SOIC - 2.65 mm max height

SOIC




### NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MO-013, variation AA.

4221009/A 08/2013

## EXAMPLE BOARD LAYOUT

**DW0016B**
**SOIC - 2.65 mm max height**
**SOIC**

**NOTES: (continued)**


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

DW0016B

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7631FCDW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7631FC	<span style="background-color: red; color: white;">Samples</span>
ISO7631FCDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7631FC	<span style="background-color: red; color: white;">Samples</span>
ISO7631FMDW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7631FM	<span style="background-color: red; color: white;">Samples</span>
ISO7631FMDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7631FM	<span style="background-color: red; color: white;">Samples</span>
ISO7641FCDW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7641FC	<span style="background-color: red; color: white;">Samples</span>
ISO7641FCDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO7641FC	<span style="background-color: red; color: white;">Samples</span>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

## PACKAGE OPTION ADDENDUM


10-Dec-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS




### TAPE DIMENSIONS




$A_0$	Dimension designed to accommodate the component width
$B_0$	Dimension designed to accommodate the component length
$K_0$	Dimension designed to accommodate the component thickness
$W$	Overall width of the carrier tape
$P_1$	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	$A_0$ (mm)	$B_0$ (mm)	$K_0$ (mm)	$P_1$ (mm)	$W$ (mm)	Pin1 Quadrant
ISO7631FCDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7631FMDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7641FCDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7631FCDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7631FMDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7641FCDWR	SOIC	DW	16	2000	350.0	350.0	43.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T ( $\mu$ m)	B (mm)
ISO7631FCDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7631FMDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7641FCDW	DW	SOIC	16	40	506.98	12.7	4826	6.6

## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated