

# MOSFET – Dual, N-Channel, POWERTRENCH®

**30 V, 4.6 A, 31 m** $\Omega$ 

## FDC30N20DZ

#### **General Description**

This N-Channel MOSFET is produced using **onsemi**'s advanced POWERTRENCH process. This process has been optimized for  $r_{DS(on)}$ , switching performance and ruggedness.

#### **Features**

- Max  $r_{DS(on)} = 31 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 4.6 \text{ A}$
- Max  $r_{DS(on)} = 38 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 4.2 \text{ A}$
- High Performance Trench Technology for Extremely Low r<sub>DS(on)</sub>
- Fast Switching Speed
- 100% UIL Tested
- Typical CDM ESD Protection Level > 2.0 kV (Note 5)
- This Device is Pb-Free and is RoHS Compliant

#### **Applications**

- · Load Switch
- Synchronous Rectifier

#### MOSFET MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Pai	Ratings	Units	
$V_{DS}$	Drain to Source Vol	30	V	
$V_{GS}$	Gate to Source Vol	±20	V	
I <sub>D</sub>	Drain Current	Continuous (Note 1a)	4.6	Α
		Pulsed (Note 4)	30	Α
E <sub>AS</sub>	Single Pulse Avalar	3	mJ	
$P_{D}$	Power (Note 1a)		0.96	W
Dissipation		(Note 1b)	0.69	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Units
RθJA	Thermal Resistance, Junction to Ambient (Note 1a)	130	°C/W
Reja	Thermal Resistance, Junction to Ambient (Note 1b)	180	°C/W

V <sub>DS</sub>	r <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
30 V	31 mΩ @ 10 V	4.6 A
	38 mΩ @ 4.5 V	



TSOT23 6-Lead SUPERSOT™-6 CASE 419BL

#### **MARKING DIAGRAM**




30N = Specific Device Code

M = Date Code

■ = Pb-Free Package

(Note: Microdot may be in either location)

#### **PINOUT**



#### ORDERING INFORMATION


See detailed ordering and shipping information on page 5 of this data sheet.

### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)


Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHARA	CTERISTICS					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	30	-	_	V
$\frac{\Delta \mathrm{BV}_\mathrm{DSS}}{\Delta \mathrm{T}_\mathrm{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C	-	22	-	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V	-	-	1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V	-	-	±10	μΑ
ON CHARAC	CTERISTICS					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1	1.7	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C	-	-4	-	mV/°C
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.6 A	-	23	31	mΩ
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 4.2 A	1	27	38	1
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4.6 A, T <sub>J</sub> = 125°C	-	31	42	1
9FS	Forward Transconductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 4.6 A	1	23	_	S
DYNAMIC C	CHARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1 MHz	-	356	535	pF
C <sub>oss</sub>	Output Capacitance	1	-	110	165	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1	-	18	30	pF
Rg	Gate Resistance		0.1	3.5	7.0	Ω
WITCHING	CHARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 4.6 A,	-	6	12	ns
t <sub>r</sub>	Rise Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$	_	2	10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	]	_	13	21	ns
t <sub>f</sub>	Fall Time	1	-	2	10	ns
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS}$ = 0 V to 10 V, $V_{DD}$ = 15 V, $I_D$ = 4.6 A	_	5.6	7.9	nC
		$V_{GS} = 0 \text{ V to } 4.5 \text{ V}, V_{DD} = 15 \text{ V}, I_D = 4.6 \text{ A}$	_	2.7	3.8	nC
Q <sub>gs</sub>	Gate to Source Charge	V <sub>DD</sub> = 15 V, I <sub>D</sub> = 4.6 A	_	0.9	_	nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	<u> </u>	1	0.8	_	nC
	IRCE DIODE CHARACTERISTICS					
V <sub>SD</sub>	Source-Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 4.6 A (Note 2)	-	0.85	1.2	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 4.6 A, di/dt = 100 A/μs	-	10	20	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>1.</sup> R<sub>0JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta,JC}$  is guaranteed by design while  $R_{\theta,CA}$  is determined by the user's board design.



a. 130°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz. copper



b. 180°C/W when mounted on a minimum pad of 2 oz. copper

- Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0 %.</li>
   E<sub>AS</sub> of 3 mJ starting T<sub>J</sub> = 25°C; N-ch: L = 0.1 mH, I<sub>AS</sub> = 8 A, V<sub>DD</sub> = 27 V, V<sub>GS</sub> = 10 V.
   Pulse Id measured at td ≤ 250 μs, refer to SOA graph for more details.
   The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.

#### **TYPICAL CHARACTERISTICS**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On–Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

#### TYPICAL CHARACTERISTICS (continued)

(T<sub>J</sub> = 25°C unless otherwise noted)




Figure 7. Gate Charge Characteristics




Figure 9. Gate Leakage Current vs.
Gate to Source Voltage




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Forward Bias Safe Operating Area




Figure 11. Single Pulse Maximum Power Dissipation

### TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 12. Junction to Ambient Transient Thermal Response Curve

#### **ORDERING INFORMATION**

Device	Device Marking	Package Type	Shipping <sup>†</sup>
FDC30N20DZ	30N	TSOT-23-6 (Pb-free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.


SUPERSOT is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





#### TSOT23 6-Lead CASE 419BL **ISSUE A**

**DATE 31 AUG 2020** 









#### SIDE VIEW

03/1414

	SYI			
	q	2		
0.95			0.9	5
.00 MIN 00.				Ī
İ			2.	30
		ļ <del>-</del>	<del>-</del> 0.7	0 MIN

1.

#### LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
   DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
   PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.25MM PER END. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
- 4. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM	MILLIMETERS			
D <sub>1</sub> ,v,	MIN.	NOM.	MAX.	
Α	0.90	1.00	1.10	
A1	0.00	0.05	0.10	
A2	0.70	0.85	1.00	
А3	0.25 BSC			
b	0.25	0.38	0.50	
С	0.10	0.18	0.26	
D	2.80	2.95	3.10	
d		0.30 RE	=	
Е	2.50	2.75	3.00	
E1	1.30	1.50	1.70	
е	0.95 BSC			
e1	1.90 BSC			
L1	0.60 REF			
L2	0.20	0.40	0.60	
θ	0°		10°	

#### **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code

= Date Code Μ

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON83292G	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSOT23 6-Lead		PAGE 1 OF 1	

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales