



# Two 1-Bit, 10MHz, 2nd-Order Delta-Sigma Modulators

Check for Samples: ADS1209

#### **FEATURES**


- 16-Bit Resolution
- 13-Bit Linearity
- ±2.3V Specified Input Voltage Range
- Internal Reference Voltage: 2%
- Gain Error: 0.5%
- Two Independent Delta-Sigma Modulators
- Two Input Reference Buffers
- On-Chip Oscillator
- Selectable Internal or External Clock
- Specified Temperature Range: -40°C to +105°C
- TSSOP-24 Package

#### **APPLICATIONS**

- Motor Control
- Current Measurement
- Resolver
- Industrial Process Control
- Instrumentation

#### DESCRIPTION

The ADS1209 is a two-channel, high-performance, delta-sigma ( $\Delta\Sigma$ ) modulator with an 86dB dynamic range, operating from a single +5V supply. The differential inputs are ideal for direct connection to signal sources in an industrial environment. With the appropriate digital filter and modulator rate, the device can be used to achieve 16-bit analog-to-digital (A/D) conversion with no missing codes. Effective accuracy of 14 bits can be obtained with a digital filter bandwidth of 20kHz at a modulator rate of 10MHz. The ADS1209 is designed for use in high-resolution applications including measurement current industrial process control, measurements, resolvers. It is available in a TSSOP-24 package and specified for operation over the temperature range of -40°C to +105°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
A DC4200	TSSOP-24	PW	40°C to 1405°C	ADS1209SPW	Tube, 60
ADS1209	1350P-24	PVV	–40°C to +105°C	ADS1209SPWR	Tape and Reel, 2000

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

### **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating ambient temperature range, unless otherwise noted.

		ADS1209	UNIT
Supply voltage	e, AVDD to AGND	-0.3 to 6	V
Supply voltage	e, BVDD to BGND	-0.3 to 6	V
Analog input v	oltage	AGND - 0.3 to AVDD + 0.3	V
Reference inp	ut voltage	AGND - 0.3 to AVDD + 0.3	V
Digital input vo	oltage	BGND - 0.3 to BVDD + 0.3	V
Ground voltag	e difference, AGND to BGND	±0.3	V
Input current to	any pin except supply	±10	mA
Operating virtu	al junction temperature range, T <sub>J</sub>	-40 to +150	°C
Operating ambient temperature range, T <sub>OA</sub>		-40 to +125	°C
ESD ratings,	Human body model (HBM) JEDEC standard 22, test method A114-C.01	+2000	V
all pins	Charged device model (CDM) JEDEC standard 22, test method C101	+500	V

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> ≤ +25°C	DERATING FACTOR	T <sub>A</sub> = +70°C	T <sub>A</sub> = +85°C	T <sub>A</sub> = +105°C
	POWER RATING	ABOVE T <sub>A</sub> = +25°C <sup>(1)</sup>	POWER RATING	POWER RATING	POWER RATING
TSSOP-24	1420mW	11.3mW/°C	909mW	738mW	511mW

This is the inverse of the traditional junction-to-ambient thermal resistance (R<sub>θJA</sub>). Thermal resistances are not production tested and are for informational purposes only.

#### THERMAL CHARACTERISTICS: TSSOP-24

Over the operating ambient temperature range of  $-40^{\circ}$ C to  $+105^{\circ}$ C, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-air thermal resistance	High-K thermal resistance <sup>(1)</sup>		88		°C/W
$R_{\thetaJC}$	Junction-to-case thermal resistance			26		°C/W
$P_{D}$	Device power dissipation	CLKSEL = 0, 5V supply			100	mW

(1) Modeled in accordance with the High-K thermal definitions of EIA/JESD51-3.

Submit Documentation Feedback



#### RECOMMENDED OPERATING CONDITIONS

P.	ARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, AVDD to AGND		4.5	5	5.5	V
Cumply voltage DVDD to DCND	Low-voltage levels	2.7	3.0	3.6	V
Supply voltage, BVDD to BGND	5V logic levels	4.5	5	5.5	V
Reference input voltage, V <sub>REF</sub>	0.5	2.5	2.6	V	
Operating common-mode signal		0		AVDD	V
Analog inputs	+IN - (-IN)	−0.92 × V <sub>REF</sub>		+0.92 × V <sub>REF</sub>	V
External clock <sup>(1)</sup>	16	20	24	MHz	
Operating ambient temperature range	-40		+125	°C	
Specified ambient temperature range	-40		+105	°C	

<sup>(1)</sup> With reduced accuracy, clock can go from 1MHz up to 33MHz; see Typical Characteristic curves.

#### **ELECTRICAL CHARACTERISTICS**

Over operating ambient temperature range of  $-40^{\circ}$ C to  $+105^{\circ}$ C, AVDD = 5V, BVDD = 3V, CHx+ = 0.2V to 4.8V, CHx- = 2.5V,  $V_{REFIN} = V_{REFOLT} = 2.5V$  (internal), CLKIN = 20MHz, and 16-bit Sinc<sup>3</sup> filter with OSR = 256, unless otherwise noted.

				ADS1209		
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
RESOLUT	ION		16			Bits
DC ACCU	RACY					
INL	Integral linearity error <sup>(2)</sup>	$V_{IN} = \pm 2.3 V_{PP}$	-8	±3.8	+8	LSB
IINL	integral lineality error	$V_{IN} = \pm 2.0 V_{PP}$	-4	±1.8	+4	LSB
	Integral linearity match			1	4	LSB
DNL	Differential nonlinearity		-1		+1	LSB
Vos	Input offset error		-3	±1.5	+3	mV
	Input offset error match			0.2	2	mV
TCV <sub>OS</sub>	Input offset error thermal drift		-8	1	+8	μV/°C
G <sub>ERR</sub>	Gain error	Referenced to V <sub>REFIN</sub>	-0.5	±0.02	+0.5	% FSR
	Gain error match			0.1	0.5	% FSR
TCG <sub>ERR</sub>	Gain error thermal drift			±1.3		ppm/°C
PSRR	Power-supply rejection ratio	4.5V < AVDD < 5.5V		82		dB
ANALOG I	NPUTS					
FSR	Full-scale differential input voltage range	(CHx+) - (CHx-); CHx- = 2.5V	-V <sub>REFIN</sub>		+V <sub>REFIN</sub>	V
	Specified differential input voltage range	(CHx+) - (CHx-); CHx- = 2.5V	−0.92 × V <sub>REF</sub>		+0.92 × V <sub>REF</sub>	V
	Absolute operating input voltage range		0		$AV_{DD}$	V
C <sub>I</sub>	Input capacitance	CHx to AGND		3		pF
I <sub>IL</sub>	Input leakage current	Clock turned off	-1		1	μΑ
R <sub>ID</sub>	Differential input resistance			100		kΩ
C <sub>ID</sub>	Differential input capacitance			2.5		pF
CMDD	Common mode rejection sette	At dc		108		dB
CMRR	Common-mode rejection ratio	$V_{IN} = \pm 1.25 V_{PP}$ at 40kHz		117		dB
BW	Bandwidth	Full-scale sine wave, -3dB		50		MHz

All typical values are at T<sub>A</sub> = +25°C.

<sup>(2)</sup> Integral nonlinearity is defined as the maximum deviation of the line through the end points of the specified input range, expressed either as the number of LSBs or as a percent of specified input range (4.6V).



# **ELECTRICAL CHARACTERISTICS (continued)**

Over operating ambient temperature range of  $-40^{\circ}$ C to  $+105^{\circ}$ C, AVDD = 5V, BVDD = 3V, CHx+ = 0.2V to 4.8V, CHx- = 2.5V,  $V_{REFIN} = V_{REFOUT} = 2.5V$  (internal), CLKIN = 20MHz, and 16-bit Sinc<sup>3</sup> filter with OSR = 256, unless otherwise noted.

		LINIV – ZOMI IZ, AND TO-DIL SING TILE		ADS1209		
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
SAMPLING	DYNAMICS					
		CLKSEL = 1, -40°C ≤ T <sub>A</sub> ≤ +85°C	8	10	12	MHz
f <sub>CLK</sub>	Internal clock frequency	CLKSEL = 1, $-40$ °C $\leq$ T <sub>A</sub> $\leq$ +105°C	7.8	10	12	MHz
f <sub>CLKIN</sub>	External clock frequency	CLKSEL = 0	1	20	24	MHz
AC ACCUR	ACY		•		*	
THD	Total harmonic distortion	$V_{IN} = \pm 2.3 V_{PP}$ at 5kHz		-85	-80	dB
SFDR	Spurious-free dynamic range	$V_{IN} = \pm 2.3 V_{PP}$ at 5kHz	82	86		dB
ONE	O: 1: ::	$V_{IN} = \pm 2.3 V_{PP}$ at 5kHz	86	90		dB
SNR	Signal-to-noise ratio	$V_{IN} = \pm 2.0 V_{PP}$ at 5kHz	85	89		dB
SINAD	Signal-to-noise + distortion	$V_{IN} = \pm 2.3 V_{PP}$ at 5kHz	80	84		dB
	Channel-to-channel isolation	$V_{IN} = \pm 2.3 V_{PP}$ at 5kHz		100		dB
REFERENC	E VOLTAGE OUTPUT				"	
V <sub>REFOUT</sub>	Reference output voltage		2.450	2.5	2.550	V
TCV <sub>REFOUT</sub>	Reference output voltage drift			±20		ppm/°C
	0	$f = 0.1Hz$ to 10Hz, $C_L = 10\mu F$		10		$\mu V_{RMS}$
	Output voltage noise	$f = 10Hz$ to $10kHz$ , $C_L = 10\mu F$		12		$\mu V_{RMS}$
I <sub>REFOUT</sub>	Output current			10		μΑ
I <sub>REFSC</sub>	Short-circuit current			0.5		mA
	Turn-on settling time	To accuracy level of 0.1%, no load		100		μS
REFERENC	E VOLTAGE INPUT					
V <sub>REFIN</sub>	Input voltage		0.5	2.5	2.6	V
R <sub>REFIN</sub>	Input resistance			100		МΩ
C <sub>REFIN</sub>	Input capacitance			5		pF
I <sub>REFIN</sub>	Input current				1	μΑ
DIGITAL INI	PUTS		*		*	
	Logic family		CMOS w	ith Schmitt T	rigger	
V <sub>IH</sub>	High-level input voltage		0.7 × BVDD		BVDD + 0.3	V
$V_{IL}$	Low-level input voltage		-0.3		0.3 × BVDD	V
I <sub>IN</sub>	Input current	V <sub>IN</sub> = BVDD or BGND			±50	nA
Cı	Input capacitance			5		pF
DIGITAL OL	JTPUTS				"	
	Logic family			CMOS		
V <sub>OH</sub>	High-level output voltage	BVDD = 4.5V, $I_{OH} = -100 \mu A$	4.44			V
V <sub>OL</sub>	Low-level output voltage	BVDD = 4.5V, $I_{OL} = +100 \mu A$			0.5	V
Co	Output capacitance			5		pF
C <sub>L</sub>	Load capacitance				30	pF
	Data format			Bit stream		




# **ELECTRICAL CHARACTERISTICS (continued)**

Over operating ambient temperature range of  $-40^{\circ}$ C to  $+105^{\circ}$ C, AVDD = 5V, BVDD = 3V, CHx+ = 0.2V to 4.8V, CHx- = 2.5V,  $V_{REFIN} = V_{REFOUT} = 2.5V$  (internal), CLKIN = 20MHz, and 16-bit Sinc<sup>3</sup> filter with OSR = 256, unless otherwise noted.

				ADS1209		
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
DIGITAL	INPUTS					
	Logic family			LVCMOS		
V <sub>IH</sub>	High-level input voltage	BVDD = 3.6V	2		BVDD + 0.3	V
$V_{IL}$	Low-level input voltage	BVDD = 2.7V	-0.3		8.0	V
I <sub>IN</sub>	Input current	V <sub>IN</sub> = BVDD or BGND			±50	nA
C <sub>I</sub>	Input capacitance			5		pF
DIGITAL	OUTPUTS					
	Logic family			LVCMOS		
$V_{OH}$	High-level output voltage	BVDD = 2.7V, $I_{OH} = -100 \mu A$	BVDD - 0.2			V
$V_{OL}$	Low-level output voltage	BVDD = 2.7V, $I_{OL} = +100 \mu A$			0.2	V
Co	Output capacitance			5		pF
C <sub>L</sub>	Load capacitance				30	pF
	Data format			Bit stream		
POWER	SUPPLY					
AVDD	Analog supply voltage		4.5	5.0	5.5	V
מאיר	Duffer I/O complete se	Low-voltage levels	2.7	3.0	3.6	V
BVDD	Buffer I/O supply voltage	5V logic levels	4.5	5.0	5.5	V
AIDD	Analas anastina aurah, aurah	CLKSEL = 1		12.2	17	mA
AIDD	Analog operating supply current	CLKSEL = 0		11.8	16	mA
DIDD	Duffer I/O an enoting a country comment	BVDD = 3V, CLKOUT = 10MHz		0.9	2	mA
BIDD	Buffer I/O operating supply current	BVDD = 5V, CLKOUT = 10MHz		1.3	3	mA
ם	Dower discipation	CLKSEL = 1, 5V supply		67.5	100.0	mW
$P_D$	Power dissipation	CLKSEL = 0, 5V supply		65.5	95	mW


#### **EQUIVALENT INPUT CIRCUITS**





### **PIN CONFIGURATION**

#### PW PACKAGE TSSOP-24 (TOP VIEW)



# **PIN DESCRIPTIONS**

PII	N		
NAME	NO.	I/O <sup>(1)</sup>	DESCRIPTION
AVDD	1	Р	Analog power supply; nominal 5V. Decouple to AGND with a 0.1µF ceramic capacitor.
AGND	2	Р	Analog ground. Connect to analog ground plane.
REFINA	3	Al	Reference voltage input for channel A
NC	4	NC	This pin is not internally connected
CHA+	5	Al	Fully differential noninverting analog input channel A
CHA-	6	Al	Fully differential inverting analog input channel A
CHB-	7	Al	Fully differential inverting analog input channel B
CHB+	8	Al	Fully differential noninverting analog input channel B
NC	9	NC	This pin is not internally connected
REFINB	10	Al	Reference voltage input for channel B
AGND	11	Р	Analog ground. Connect to analog ground plane.
AVDD	12	Р	Analog power supply; nominal 5V. Decouple to AGND with a 0.1µF ceramic capacitor.
AVDD	13	Р	Analog power supply; nominal 5V. Decouple to AGND with a 0.1µF ceramic capacitor.
AGND	14	Р	Analog ground. Connect to analog ground plane.
CLKSEL	15	DI	Clock select input. When this pin is low, an external clock source at CLKIN is used. When high, the internal RC oscillator is used as clock source.
CLKIN	16	DI	External clock input. Must be tied to BVDD or BGND, if not used.
BVDD	17	Р	I/O buffer power supply, nominal: 3V. Decouple to BGND with a 0.1µF ceramic capacitor
BGND	18	Р	I/O buffer ground. Connect to digital ground plane
CLKOUT	19	DO	Bit stream clock output
OUTB	20	DO	Bit stream data output of channel B modulator
OUTA	21	DO	Bit stream data output of channel A modulator
AGND	22	Р	Analog ground. Connect to analog ground plane.
REFOUT	23	AO	Internal reference voltage output, nominal: 2.5V. Decouple to AGND with a 0.1µF ceramic capacitor.
AVDD	24	Р	Analog power supply, nominal: 5V. Decouple to AGND with a 0.1µF ceramic capacitor.

(1) AI = analog input; AO = analog output; DI = digital input; DO = digital output; P = power supply; NC = not connected.

### PARAMETER MEASUREMENT INFORMATION




Figure 1. ADS1209 Timing Diagram

# TIMING CHARACTERISTICS(1)

Over the recommended operating ambient temperature range of  $-40^{\circ}$ C to  $+105^{\circ}$ C,  $AV_{DD} = 5$ V, and  $BV_{DD} = 2.7$ V to 5V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>1</sub>	CLKIN period	CLKSEL = 0	41.6	1000	ns
t <sub>2</sub>	CLKIN high time	CLKSEL = 0	10	t <sub>1</sub> - 10	ns
	CUKOUT	CLKSEL = 0	2 × t <sub>1</sub>		ns
t <sub>3</sub>	CLKOUT period	CLKSEL = 1	83	125	ns
t <sub>4</sub>	CLKOUT high time		$(t_3/2) - 5$	$(t_3/2) + 5$	ns
D1	CLKIN rising edge to CLKOUT falling edge delay	CLKSEL = 0		10	ns
D2	CLKIN rising edge to CLKOUT rising edge delay	CLKSEL = 0		10	ns
	CLIVOUT vision and so to make data visit delay.	CLKSEL = 0	t <sub>2</sub> + 7		ns
D3	CLKOUT rising edge to new data valid delay	CLKSEL = 1	$(t_3/4) + 8$		ns
	Data valid hold time referred to vising CLICOLIT adda	CLKSEL = 0	t <sub>2</sub> - 3		ns
H1	Data valid hold time referred to rising CLKOUT edge	CLKSEL = 1	$(t_3/4) - 8$		ns

<sup>(1)</sup> All input signals are specified with  $t_R = t_F = 1.5$ ns (10% to 90% of BVDD) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ .



#### TYPICAL CHARACTERISTICS

At AVDD = 5V, BVDD = 3V, CHx+ =  $\pm$ 0.2V to  $\pm$ 4.8V, CHx- =  $\pm$ 2.5V, V<sub>REFIN</sub> = V<sub>REFOUT</sub> = 2.5V (internal), CLKSEL = 1, and 16-bit Sinc<sup>3</sup> filter, with OSR = 256, unless otherwise noted.





Figure 2.



**INSTRUMENTS** 

Figure 3.






Figure 4.

# OFFSET ERROR vs ANALOG SUPPLY VOLTAGE




Figure 5.

# OFFSET ERROR AND MATCH vs TEMPERATURE




Figure 6.

# GAIN ERROR AND MATCH vs TEMPERATURE




Figure 7.



### TYPICAL CHARACTERISTICS (continued)

At AVDD = 5V, BVDD = 3V, CHx+ =  $\pm$ 0.2V to  $\pm$ 4.8V, CHx- =  $\pm$ 2.5V, V<sub>REFIN</sub> = V<sub>REFOUT</sub> = 2.5V (internal), CLKSEL = 1, and 16-bit Sinc<sup>3</sup> filter, with OSR = 256, unless otherwise noted.

#### **POWER-SUPPLY REJECTION RATIO vs RIPPLE FREQUENCY**




Figure 8.

#### **COMMON-MODE REJECTION RATIO VS INPUT SIGNAL FREQUENCY**




Figure 9.

#### INTERNAL CLOCK FREQUENCY **ANALOG SUPPLY VOLTAGE**




Figure 10.

#### INTERNAL CLOCK FREQUENCY vs TEMPERATURE




Figure 11.

#### TOTAL HARMONIC DISTORTION AND SPURIOUS-FREE DYNAMIC RANGE vs INPUT FREQUENCY




Figure 12.

#### TOTAL HARMONIC DISTORTION AND SPURIOUS-FREE DYNAMIC RANGE vs TEMPERATURE




Figure 13.



### TYPICAL CHARACTERISTICS (continued)

At AVDD = 5V, BVDD = 3V, CHx+ =  $\pm$ 0.2V to  $\pm$ 4.8V, CHx- =  $\pm$ 2.5V, V<sub>REFIN</sub> = V<sub>REFOUT</sub> = 2.5V (internal), CLKSEL = 1, and 16-bit Sinc<sup>3</sup> filter, with OSR = 256, unless otherwise noted.

# SIGNAL-TO-NOISE RATIO AND SIGNAL-TO-NOISE + DISTORTION vs INPUT FREQUENCY




Figure 14.

# SIGNAL-TO-NOISE RATIO AND SIGNAL-TO-NOISE + DISTORTION vs TEMPERATURE




Figure 15.

# FREQUENCY SPECTRUM (4096 Point FFT, $f_{IN} = 1kHz$ , 4.6 $V_{PP}$ )




Figure 16.

# FREQUENCY SPECTRUM (4096 Point FFT, f<sub>IN</sub> = 5kHz, 4.6V<sub>PP</sub>)




Figure 17.

#### INTERNAL REFERENCE VOLTAGE vs TEMPERATURE




Figure 18.

# SUPPLY CURRENT vs TEMPERATURE




Figure 19.

#### GENERAL DESCRIPTION

The ADS1209 is a two-channel, second-order, CMOS device with two delta-sigma ( $\Delta\Sigma$ ) modulators, designed for medium- to high-resolution A/D signal conversions from dc to 40kHz (filter response –3dB) if an oversampling ratio (OSR) of 64 is chosen. The output of the converter (OUTx) provides a stream of digital ones and zeros. The time average of this serial output is proportional to the analog input voltage.

The modulator shifts the quantization noise to high frequencies. A low-pass digital filter should be used at the output of the  $\Delta\Sigma$  modulator. The filter serves two functions. First, it filters out high-frequency noise. Second, the filter converts the 1-bit data stream at a high sampling rate into a higher-bit data word at a lower rate (decimation).

An application-specific integrated circuit (ASIC) or field-programmable gate array (FPGA) can be used to implement the digital filter. Alternatively, TI's AMC1210 offers four programmable digital filters that can be used. Figure 20 and Figure 21 show typical application circuits with the ADS1209 connected to an FPGA or ASIC.

The overall performance (that is, speed and accuracy) depends on the selection of an appropriate OSR and filter type. A higher OSR produces greater output accuracy while operating at a lower data rate. Alternatively, a lower OSR produces lower output accuracy, but operates at a higher data rate. This system allows flexibility with the digital filter design and is capable of A/D conversion results that have a dynamic range exceeding 86dB with an OSR = 256.




Figure 20. Single-Ended Connection Diagram for the ADS1209 ΔΣ Modulator

SBAS491 - FEBRUARY 2010



www.ti.com




Figure 21. Differential Connection Diagram for the ADS1209  $\Delta\Sigma$  Modulator

#### THEORY OF OPERATION

The differential analog input of the ADS1209 is implemented with a switched-capacitor circuit. This circuit implements a second-order modulator stage, which digitizes the analog input signal into a 1-bit output stream. The clock source can be internal as well as external. Every analog input signal is continuously sampled by the modulator and compared to a reference voltage that is applied to the REFINx pin. A digital stream that represents the analog input voltage over time appears at the output of the corresponding converter.

#### **ANALOG INPUT STAGE**

#### **Analog Input**

The topology of the analog inputs of ADS1209 is based on fully differential switched-capacitor architecture. This input stage provides the mechanism to achieve low system noise, high common-mode rejection, and excellent power-supply rejection.

The input impedance of the analog input depends on the modulator clock frequency ( $f_{MOD}$ ). Figure 22 shows the basic input structure of one channel of the ADS1209. The relationship between the input impedance of the ADS1209 and the modulator clock frequency is:

$$Z_{IN} = \frac{100k\Omega}{f_{MOD}/10MHz}$$
 (1)

The input impedance becomes a consideration in designs where the source impedance of the input signal is high. This high impedance may cause degradation in gain, linearity, and THD. The importance of this effect depends on the desired system performance. There are two restrictions on the analog input signals, CHx+ and CHx-. If the input voltage exceeds the range (AGND - 0.3V) to (AVDD + 0.3V), the input current must be limited to 10mA because the input protection diodes on the front end of the converter begin to turn on. In addition, the linearity and noise performance of the device meet the stored specifications only when the differential analog voltage resides within  $\pm 2.3$ V (with V<sub>REFIN</sub> as a midpoint); however, the FSR input voltage is  $\pm 2.5$ V.




Figure 22. Input Impedance of the ADS1209



#### Modulator

The ADS1209 can be operated in two modes. When CKLSEL = 1, the two modulators operate using the internal clock, which is fixed at 20MHz. When CKLSEL = 0, the modulators operate using an external clock. In both modes, the clock is internally divided by two and functions as the modulator clock. The frequency of the external clock can vary from 1MHz to 24MHz to adjust for the clock requirements of the application.

The modulator topology is a second-order, switched-capacitor,  $\Delta\Sigma$  modulator, such as the one conceptualized in Figure 23. The analog input voltage and the output of the 1-bit digital-to-analog converter (DAC) are differentiated, providing analog voltages at  $X_2$  and  $X_3$ . The voltages at  $X_2$  and  $X_3$  are presented to the respective individual integrators. The output of these integrators progresses in a negative or positive direction. When the value of the signal at  $X_4$  equals the comparator reference voltage, the output of the

comparator switches from low to high, or vice versa, depending on its original state. When the output value of the comparator switches direction, the 1-bit DAC responds on the next clock pulse by changing its analog output voltage at  $X_6$ , causing the integrators to progress in the opposite direction. The feedback of the modulator to the front end of the integrators forces the value of the integrator output to track the average of the input.

#### **DIGITAL OUTPUT**

A differential input signal of 0V ideally produces a stream of ones and zeros that are high 50% of the time and low 50% of the time. A differential input of +2.3V produces a stream of ones and zeros that are high 92% of the time. A differential input of -2.3V produces a stream of ones and zeros that are high 8% of the time. The input voltage versus the output modulator signal is shown in Figure 24.




Figure 23. Block Diagram of the Second-Order Modulator




Figure 24. Analog Input vs Modulator Output of the ADS1209

Submit Documentation Feedback

#### **DIGITAL INTERFACE**

#### INTRODUCTION

The analog signal connected to the input of the  $\Delta\Sigma$  modulator is converted using the clock signal applied to the modulator. The result of the conversion (or modulation) is available on one of the OUTx pins, depending on the modulator. In addition, a common clock output signal (CLKOUT) for both simultaneously-sampling modulators is provided. If CLKSEL = 1, CLKIN must not be left floating, but should tied to BVDD or BGND.

#### **MODES OF OPERATION**

The device clock of the ADS1209 is 20MHz by default. The device clock can either be generated by the internal 20MHz RC oscillator or can be provided by an external clock source. For this purpose, the CLKIN pin is provided; it is controlled by the mode setting, CLKSEL.

The device clock is divided by two before being used as the modulator clock. Therefore, the default clock frequency of the modulator is 10MHz. With a possible external clock range of 1MHz to 24MHz, the modulator operates between 500kHz and 12MHz.

#### **FILTER USAGE**

The modulator generates a bitstream. In order to output a digital word equivalent to the analog input voltage, the bitstream must be processed by a digital filter.

A simple filter, built with minimal effort and hardware, is the Sinc<sup>3</sup> filter shown in Equation 2:

$$H(z) = \left[\frac{1 - z^{-OSR}}{1 - z^{-1}}\right]^{3}$$
 (2)

This filter provides the best output performance with a relatively low number of gates required for implementation. For oversampling ratios in the range of 16 to 256, this filter architecture represents a good choice. All the characterizations in this data sheet are done using a Sinc<sup>3</sup> filter with an oversampling ratio of OSR = 256 and an output word width of 16 bits.

In a Sinc<sup>3</sup> filter response (shown in Figure 25 and Figure 26), the location of the first notch occurs at the frequency of output data rate  $f_{DATA} = f_{MOD}/OSR$ . The –3dB point is located at half the Nyquist frequency or  $f_{DATA}/4$ .

This behavior can be adjusted by a cascaded filter structure. For example, the first decimation stage can be a Sinc<sup>3</sup> filter with a low OSR, and the second stage a high-order filter.

For more information, see application note SBAA094, Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications, available for download at www.ti.com.




Figure 25. Frequency Response of Sinc<sup>3</sup> Filter (OSR = 32)




Figure 26. Frequency Response of Sinc<sup>3</sup> Filter (OSR = 256)

TEXAS INSTRUMENTS

The effective number of bits (ENOB) can be used to compare the performance of A/D converters and  $\Delta\Sigma$  modulators. Figure 27 shows the ENOB of the ADS1209 with different filter types. In this data sheet, the ENOB is calculated from the SNR as shown in Equation 3:

$$SNR = 1.76dB + 6.02dB \times ENOB$$
 (3)




Figure 27. Measured ENOB vs OSR

In motor-control applications, a very fast response time is required for overcurrent detection. There is a constraint between  $1\mu s$  and  $5\mu s$  with 3 bits to 7 bits of resolution. The time for full settling depends on the filter order. Therefore, the full settling of the Sinc<sup>3</sup> filter requires three data clocks and the Sinc<sup>2</sup> filter requires two data clocks. The data clock is equal to

the modulator clock divided by the OSR. For overcurrent protection, filter types other than Sinc<sup>3</sup> may be a better choice. A simple example is a Sinc<sup>2</sup> filter. The Sincfast is a modified Sinc<sup>2</sup> filter as Equation 4 shows:

$$H(z) = \left(\frac{1 - z^{-OSR}}{1 - z^{-1}}\right)^{2} (1 + z^{-2 \times OSR})$$
(4)

Figure 28 compares the settling time of different filter types operating with a 10MHz modulator clock.




Figure 28. Measured ENOB vs Settling Time

For more information, see application note SBAA094, Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications, available for download at www.ti.com.

#### LAYOUT CONSIDERATIONS

#### **POWER SUPPLIES**

An applied external digital filter rejects high-frequency noise. PSRR and CMRR improve at higher frequencies because the digital filter suppresses high-frequency noise. However, the suppression of the filter is not infinite while high-frequency noise continues to influence the conversion result.

Inputs to the ADS1209, such as CHx+, CHx-, and CLKIN, should not be present before the power supply is on. Violating this condition could cause latch-up. If these signals are present before the supply is on, series resistors should be used to limit the input current to a maximum of 10mA.

#### **GROUNDING**

Analog and digital sections of the design must be carefully and cleanly partitioned. Each section should have its own ground plane with a connection between them underneath the converter.

For multiple converters, connect the two ground planes as close as possible to each of the converters.

#### **DECOUPLING**

Good decoupling practices must be used for the ADS1209 and for all components in the design. All decoupling capacitors, specifically the  $0.1\mu F$  ceramic capacitors, must be placed as close as possible to the pin being decoupled. A  $1\mu F$  and  $10\mu F$  capacitor, in parallel with the  $0.1\mu F$  ceramic capacitor, can be used to decouple AVDD to AGND as well as BVDD to BGND. At least one  $0.1\mu F$  ceramic capacitor must be used to decouple every AVDD to AGND and BVDD to BGND, as well as for the digital supply on each digital component.

The digital supply sets the I/O voltage for the interface and can be set within a range of 2.7V to 5.5V.

In cases where both the analog and digital I/O supplies share the same supply source, an RC filter of  $10\Omega$  and  $0.1\mu F$  can be used to help reduce the noise in the analog supply.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADS1209SPW	ACTIVE	TSSOP	PW	24	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ADS1209	Samples
ADS1209SPWR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ADS1209	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Jan-2022

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS1209SPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

www.ti.com 5-Jan-2022



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	ADS1209SPWR	TSSOP	PW	24	2000	350.0	350.0	43.0

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

### **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ADS1209SPW	PW	TSSOP	24	60	530	10.2	3600	3.5



SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated