


## N-channel 1050 V, 6 Ω typ., 1.5 A MDmesh K5 Power MOSFET in a DPAK package

### Features



Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STD2N105K5	1050 V	8 Ω	1.5 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### Applications

- Switching applications

### Description

This very high voltage N-channel Power MOSFET is designed using MDmesh K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.



#### Product status link

[STD2N105K5](#)

#### Product summary

Order code	STD2N105K5
Marking	2N105K5
Package	DPAK
Packing	Tape and reel

## 1 Electrical ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	$\pm 30$	V
$I_D$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	1.5	A
	Drain current (continuous) at $T_C = 100^\circ\text{C}$	0.95	
$I_{DM}^{(1)}$	Drain current (pulsed)	6	A
$P_{TOT}$	Total power dissipation at $T_C = 25^\circ\text{C}$	60	W
$dv/dt^{(2)}$	Peak diode recovery voltage slope	4.5	V/ns
$dv/dt^{(3)}$	MOSFET dv/dt ruggedness	50	V/ns
$T_{stg}$	Storage temperature range	-55 to 150	$^\circ\text{C}$
$T_J$	Operating junction temperature range		$^\circ\text{C}$

1. Pulse width is limited by safe operating area.
2.  $I_{SD} \leq 1.5 \text{ A}$ ,  $di/dt = 100 \text{ A}/\mu\text{s}$ ,  $V_{DS}$  (peak) <  $V_{(BR)DSS}$ .
3.  $V_{DS} \leq 840 \text{ V}$ .

**Table 2. Thermal data**

Symbol	Parameter	Value	Unit
$R_{thJC}$	Thermal resistance, junction-to-case	2.08	$^\circ\text{C}/\text{W}$
$R_{thJA}^{(1)}$	Thermal resistance, junction-to-ambient	50	$^\circ\text{C}/\text{W}$

1. When mounted on 1 inch<sup>2</sup> FR-4, 2 Oz copper board.

**Table 3. Avalanche characteristics**

Symbol	Parameter	Value	Unit
$I_{AR}$	Avalanche current, repetitive or non-repetitive (pulse width limited by $T_J$ max.)	0.5	A
$E_{AS}$	Single pulse avalanche energy (starting $T_J = 25^\circ\text{C}$ , $I_D = I_{AR}$ , $V_{DD} = 50 \text{ V}$ )	90	mJ

## 2 Electrical characteristics

$T_C = 25^\circ\text{C}$  unless otherwise specified.

**Table 4. Static**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	1050			V
$I_{\text{DSS}}$	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 1050 \text{ V}$			1	$\mu\text{A}$
		$V_{GS} = 0 \text{ V}, V_{DS} = 1050 \text{ V}, T_C = 125^\circ\text{C}$ (1)			50	
$I_{\text{GSS}}$	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			$\pm 10$	$\mu\text{A}$
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 100 \mu\text{A}$	3	4	5	V
$R_{\text{DS(on)}}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 0.75 \text{ A}$		6	8	$\Omega$

1. Specified by design, not tested in production.

**Table 5. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{\text{iss}}$	Input capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	115	-	pF
$C_{\text{oss}}$	Output capacitance		-	15	-	pF
$C_{\text{rss}}$	Reverse transfer capacitance		-	0.5	-	pF
$C_{o(\text{tr})}$ (1)	Equivalent output capacitance time related	$V_{DS} = 0 \text{ to } 840 \text{ V}, V_{GS} = 0 \text{ V}$	-	17	-	pF
$C_{o(\text{er})}$ (2)	Equivalent output capacitance energy related		-	6	-	pF
$R_G$	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	20	-	$\Omega$
$Q_g$	Total gate charge	$V_{DD} = 840 \text{ V}, I_D = 1.5 \text{ A}, V_{GS} = 0 \text{ to } 10 \text{ V}$ (see Figure 15. Test circuit for gate charge behavior)	-	10	-	nC
$Q_{gs}$	Gate-source charge		-	1.5	-	nC
$Q_{gd}$	Gate-drain charge		-	8	-	nC

- $C_{o(\text{tr})}$  is a constant capacitance value that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- $C_{o(\text{er})}$  is a constant capacitance value that gives the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .

**Table 6. Switching times**







Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(\text{on})}$	Turn-on delay time	$V_{DD} = 525 \text{ V}, I_D = 0.75 \text{ A}, R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see Figure 14. Test circuit for resistive load switching times and Figure 19. Switching time waveform)	-	14.5	-	ns
$t_r$	Rise time		-	8.5	-	ns
$t_{d(\text{off})}$	Turn-off delay time		-	35	-	ns
$t_f$	Fall time		-	38.5	-	ns







**Table 7. Source-drain diode**


Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-		1.5	A
$I_{SDM}$ <sup>(1)</sup>	Source-drain current (pulsed)		-		6	A
$V_{SD}$ <sup>(2)</sup>	Forward on voltage	$V_{GS} = 0 \text{ V}$ , $I_{SD} = 1.5 \text{ A}$	-		1.5	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 1.5 \text{ A}$ , $di/dt = 100 \text{ A}/\mu\text{s}$ ,	-	326		ns
$Q_{rr}$	Reverse recovery charge	$V_{DD} = 60 \text{ V}$	-	1.19		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current	(see Figure 16. Test circuit for inductive load switching and diode recovery times)	-	7.3		A
$t_{rr}$	Reverse recovery time	$I_{SD} = 1.5 \text{ A}$ , $di/dt = 100 \text{ A}/\mu\text{s}$ ,	-	525		ns
$Q_{rr}$	Reverse recovery charge	$V_{DD} = 60 \text{ V}$ , $T_J = 150 \text{ }^\circ\text{C}$	-	1.83		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current	(see Figure 16. Test circuit for inductive load switching and diode recovery times)	-	7		A

1. Pulse width is limited by safe operating area.
2. Pulse test: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)


**Figure 1. Safe operating area**

**Figure 2. Normalized transient thermal impedance**

**Figure 3. Typical output characteristics**

**Figure 4. Typical transfer characteristics**

**Figure 5. Typical gate charge characteristics**

**Figure 6. Typical drain-source on-resistance**


**Figure 7. Typical capacitance characteristics**

**Figure 8. Typical output capacitance stored energy**

**Figure 9. Normalized gate threshold vs temperature**

**Figure 10. Normalized on-resistance vs temperature**

**Figure 11. Typical reverse diode forward characteristics**

**Figure 12. Normalized breakdown voltage vs temperature**


**Figure 13. Maximum avalanche energy vs starting  $T_J$** 


### 3 Test circuits

**Figure 14.** Test circuit for resistive load switching times




AM01468v1

**Figure 15.** Test circuit for gate charge behavior




AM01469v1

**Figure 16.** Test circuit for inductive load switching and diode recovery times




AM01470v1

**Figure 17.** Unclamped inductive load test circuit




AM01471v1

**Figure 18.** Unclamped inductive waveform



AM01472v1

**Figure 19.** Switching time waveform




AM01473v1

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 4.1 DPAK (TO-252) package information

Figure 20. DPAK (TO-252) type A package outline




0068772\_A\_34

Table 8. DPAK (TO-252) type A mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
c	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	4.60	4.70	4.80
e	2.159	2.286	2.413
e1	4.445	4.572	4.699
H	9.35		10.10
L	1.00		1.50
(L1)	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°

Figure 21. DPAK (TO-252) recommended footprint (dimensions are in mm)





## Notes:

- 1) This footprint is able to ensure insulation up to 630 Vrms (according to CEI IEC 664-1)
- 2) The device must be positioned within  $\Phi | 0.05 | A | B$


FP\_0068772\_34

## 4.2 DPAK (TO-252) packing information

**Figure 22. DPAK (TO-252) tape outline**



AM08852v1

**Figure 23. DPAK (TO-252) reel outline**


AM06038v1

**Table 9. DPAK (TO-252) tape and reel mechanical data**

Tape			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.		Min.	Max.
A0	6.8	7	A		330
B0	10.4	10.6	B	1.5	
B1		12.1	C	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	T		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base qty.		2500
P1	7.9	8.1	Bulk qty.		2500
P2	1.9	2.1			
R	40				
T	0.25	0.35			
W	15.7	16.3			

## Revision history

**Table 10. Document revision history**

Date	Revision	Changes
08-May-2014	1	First release.
14-Nov-2014	2	Updated title, features and description in cover page. Document status promoted from preliminary to production data. Updated title, features and description in cover page. Updated <i>Figure 9: Static drain-source on-resistance, Section 4.1: DPAK, STD2N105K5 and Section 4.3: IPAK, STU2N105K5</i> . Minor text changes.
19-Nov-2014	3	Updated $V_{GS}$ in <i>Table 2: Absolute maximum ratings</i> and $I_{GSS}$ in <i>Table 4: On /off states</i> .
28-Jun-2023	4	The part numbers STP2N105K5, and STU2N105K5 have been moved to a separate datasheet and the document has been updated accordingly. Removed <i>Table 8. Gate-source Zener diode</i> . Updated <i>Figure 7. Typical capacitance characteristics</i> . Updated Section 4.1 DPAK (TO-252) package information.

## Contents

<b>1</b>	<b>Electrical ratings .....</b>	<b>2</b>
<b>2</b>	<b>Electrical characteristics.....</b>	<b>3</b>
<b>2.1</b>	Electrical characteristics (curves) .....	5
<b>3</b>	<b>Test circuits .....</b>	<b>8</b>
<b>4</b>	<b>Package information.....</b>	<b>9</b>
<b>4.1</b>	DPAK (TO-252) package information .....	9
<b>4.2</b>	DPAK (TO-252) packing information.....	12
	<b>Revision history .....</b>	<b>14</b>

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved