

## RAIL-TO-RAIL OUTPUT, VERY LOW-NOISE OPERATIONAL AMPLIFIERS


Check for Samples: TL971-Q1, TL972-Q1, TL974-Q1

#### **FEATURES**


- Qualified for Automotive Applications
- Rail-to-Rail Output Voltage Swing:
   ±2.4 V at V<sub>CC</sub> = ±2.5 V
- Very Low Noise Level: 4 nV/√Hz
- Ultra-Low Distortion: 0.003%
- High Dynamic Features: 12 MHz, 5 V/μs
- Operating Range: 2.7 V to 12 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78. Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B)
  - 200-V Machine Model (A115-A)
  - 1500-V Charged-Device Model (C101)


### **APPLICATIONS**

- Portable Equipment (CD Players, PDAs)
- Portable Communications (Cell Phones, Pagers)
- Instrumentation and Sensors
- Professional Audio Circuits



NC - No internal connection





### **DESCRIPTION/ORDERING INFORMATION**

The TL97x family of operational amplifiers operates at voltages as low as ±1.35 V and features output rail-to-rail signal swing. The TL97x boast characteristics that make them particularly well suited for portable and battery-supplied equipment. Very low noise and low distortion characteristics make them ideal for audio preamplification.

## ORDERING INFORMATION(1)(2)

T <sub>A</sub>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TL971QDRQ1	TL971Q
–40°C to 125°C	TL972QDRQ1	TL972Q
-40°C to 125°C	TL972QPWRQ1	TL972Q
	TL974QPWRQ1	TL974Q

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

$V_{CC}$	Supply voltage range (2)			2.7 V to 15 V		
$V_{\text{ID}}$	Differential input voltage <sup>(3)</sup>			±1 V		
V <sub>IN</sub>	Input voltage range <sup>(4)</sup>					
		D package <sup>(5)</sup>	8 pin	97°C/W		
$\theta_{JA}$	Package thermal impedance, junction to free air	DM === (5)	8 pin	149°C/W		
		PW package <sup>(5)</sup>	14 pin	113°C/W		
TJ	Maximum junction temperature			150°C		
T <sub>lead</sub>	Maximum lead temperature	Soldering, 10 seco	nds	260°C		
T <sub>stg</sub>	Storage temperature range			-65°C to 150°C		
		Human-Body Mode	el (HBM)	2000 V		
ESD	Electrostatic discharge protection	Machine Model (M	M)	200 V		
		Charged-Device M	lodel (CDM)	1500 V		

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2.7	12	V
$V_{\text{ICM}}$	Common-mode input voltage	V <sub>CC</sub> - + 1.15	V <sub>CC+</sub> – 1.15	V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

Submit Documentation Feedback

<sup>(2)</sup> All voltage values, except differential voltages, are with respect to network ground terminal.

<sup>(3)</sup> Differential voltages for the noninverting input terminal are with respect to the inverting input terminal.

<sup>(4)</sup> The input and output voltages must never exceed  $V_{CC} + 0.3 \text{ V}$ .

<sup>(5)</sup> Package thermal impedance is calculated in accordance with JESD 51-7.



## **ELECTRICAL CHARACTERISTICS**

 $V_{CC+} = 2.5 \text{ V}, V_{CC-} = -2.5 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
.,	land offer to altern		25°C		1	4	\/	
$V_{IO}$	Input offset voltage		Full range			6	mV	
$\alpha V_{IO}$	Input offset voltage drift	$V_{ICM} = 0 \text{ V}, V_O = 0 \text{ V}$	25°C		5		μV/°C	
I <sub>IO</sub>	Input offset current	$V_{ICM} = 0 \text{ V}, V_O = 0 \text{ V}$	25°C		10	150	nA	
	Landhia	V 0.V V 0.V	25°C		200	750	^	
I <sub>IB</sub>	Input bias current	$V_{ICM} = 0 \text{ V}, V_O = 0 \text{ V}$	Full range			1000	nA	
V <sub>ICM</sub>	Common-mode input voltage		25°C	-1.35		1.35	V	
CMRR	Common-mode rejection ratio	V <sub>ICM</sub> = ±1.35 V	25°C	60	85		dB	
SVR	Supply-voltage rejection ratio	$V_{CC} = \pm 2 \text{ V to } \pm 3 \text{ V}$	25°C	60	70		dB	
A <sub>VD</sub>	Large-signal voltage gain	$R_L = 2 k\Omega$	25°C	70	80		dB	
V <sub>OH</sub>	High-level output voltage	$R_L = 2 k\Omega$	25°C	2	2.4		V	
V <sub>OL</sub>	Low-level output voltage	$R_L = 2 k\Omega$	25°C		-2.4	-2	V	
			25°C	1.2	1.4		0	
source	Output source current	V <sub>OUT</sub> shorted to –2.5 V	Full range	1			mA	
	Outrat side summed		25°C	50	80		0	
I <sub>sink</sub>	Output sink current	V <sub>OUT</sub> shorted to +2.5 V	Full range	25			mA	
	Outside source of the second life of	Heiter and a North of	25°C		2	2.8	0	
I <sub>CC</sub>	Supply current (per amplifier)	Unity gain, No load	Full range			3.2	mA	
GBWP	Gain bandwidth product	$f = 100 \text{ kHz}, R_L = 2 \text{ k}\Omega, C_L = 100 \text{ pF}$	25°C	8.5	12		MHz	
00	Olemente	A 4 1/4	25°C	3.5	5		\ //	
SR Slew rate		$A_V = 1, V_{IN} = \pm 1 V$	Full range	3			V/µs	
Фт	Phase margin at unity gain	$R_L = 2 k\Omega, C_L = 100 pF$	25°C		60		0	
Gm	Gain margin	$R_L = 2 k\Omega, C_L = 100 pF$	25°C		10		dB	
V <sub>n</sub>	Equivalent input noise voltage	f = 100 kHz	25°C		4		nV/√Hz	
THD	Total harmonic distortion	$f = 1 \text{ kHz}, A_v = -1, R_L = 10 \text{ k}\Omega$	25°C		0.003		%	

<sup>(1)</sup> Full range  $T_A = -40$ °C to 125°C

-200

100M




## TYPICAL CHARACTERISTICS

-40

10k

100k

f - Frequency - Hz




**GAIN AND PHASE** 

#### **FREQUENCY** 60 200 $\Phi_{M} = 64.4^{\circ}$ 50 160 f<sub>o</sub> = 17.3 MHz 40 120 30 80 20 40 Gain - dB Phase -10 0 0 -40 -10 -80 $V_{CC} = 5 V$ -20 -120 $R_L = 10 \text{ k}\Omega$ -30 -160 $C_1 = 100 pF$

**GAIN AND PHASE** 

vs


## TOTAL HARMONIC DISTORTION vs FREQUENCY



# TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT VOLTAGE

1M


10M







## **TYPICAL CHARACTERISTICS (continued)**

## **TOTAL HARMONIC DISTORTION + NOISE**







## **INPUT VOLTAGE NOISE FREQUENCY**



#### **GAIN BANDWIDTH PRODUCT** vs **OUTPUT CURRENT**




## **GAIN BANDWIDTH PRODUCT SUPPLY VOLTAGE**







## **TYPICAL CHARACTERISTICS (continued)**




**PHASE MARGIN** 






GAIN MARGIN vs SUPPLY VOLTAGE




#### **INPUT RESPONSE**






## **TYPICAL CHARACTERISTICS (continued)**




POWER-SUPPLY RIPPLE REJECTION


OUTPUT VOLTAGE vs
OUTPUT CURRENT



OUTPUT IMPEDANCE vs FREQUENCY



SLEW RATE
vs
SUPPLY VOLTAGE





## **REVISION HISTORY**

CI	hanges from Original (March 2009) to Revision A	Page
•	Removed packaging column from the ordering information table.	1
•	Changed $V_{OUT} = \pm 2.5 \text{ V}$ to $V_{OUT}$ shorted to -2.5 V for $I_{source}$ , and changed $V_{OUT} = \pm 2.5 \text{ V}$ to $V_{OUT}$ shorted to +2.5 V	
	for I <sub>sink</sub> .	<mark>3</mark>





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL971QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL971Q	Samples
TL972QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL972Q	Samples
TL972QPWRQ1	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL972Q	Samples
TL974QPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL974Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TL971-Q1, TL972-Q1, TL974-Q1:

• Catalog: TL971, TL972, TL974


NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL972QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL972QPWRQ1	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TL974QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 3-Jun-2022




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL972QDRQ1	SOIC	D	8	2500	340.5	336.1	25.0
TL972QPWRQ1	TSSOP	PW	8	2000	356.0	356.0	35.0
TL974QPWRQ1	TSSOP	PW	14	2000	356.0	356.0	35.0

PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



## PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **PACKAGE OUTLINE**

SOIC - 1.75 mm max height


SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated