

# FSA9280A USB Port Multimedia Switch Featuring Automatic Select and Accessory Detection

# **Features**

Signals	Audio, USB, UART, USB Charging					
Switch	Automatic Switching with					
Mechanism	Available Interrupt					
	Headsets (Headphone/MIC/Remote)					
	USB Data Port (SDP)					
Accessory	UART Serial Link					
Detection	USB Chargers (Car-Kit, CDP, DCP)					
	Factory-Mode TTY Converter					
USB						
USB	FS and HS 2.0 Compliant					
	Battery Charging 1.1 Compliant					
	(Including Optional DCD)					
USB Charging	Integrated Power FET Over-Voltage Tolerance (OVT) 28V					
	Over-Voltage Tolerance (OVT) 28V Over-Current Protection (OCP) 1.5A					
	Over-Voltage Protection (OVP) 6.8V					
Audio	Left, Right, MIC, TTY					
V <sub>BAT</sub>	3 to 4.4V					
Programmability	l <sup>2</sup> C					
ESD	15kV IEC 61000-4-2 Air Gap					
Doolsono	20-Lead UMLP					
Package	(3 x 4 x 0.55mm, 0.5mm Pitch)					
Ordering	FSA9280AUMX					
Information						

# **Description**

The FSA9280A is a high-performance multimedia switch featuring automatic switching and accessory detection for the USB port. This switch allows sharing of a common USB port to pass audio, USB data / charging, as well as factory programmability. In addition, the FSA9280A integrates detection of accessories; such as headphones, headsets (MIC / button), car chargers, USB chargers, and UART data cables; with the ability to use a common USB connector. The FSA9280A can be programmed for manual or automatic switching of data paths based on accessory detected. FSA9280A includes an integrated 28V over-voltage and 1.5A over-current protected FET.

# **Applications**

Mobile Phones & Portable Media Players

#### **Related Resources**

- FSA9280A Evaluation Board
- Evaluation Board Users Guide
- For samples, questions or board requests; please contact analogswitch@fairchildsemi.com




Figure 1. Typical Application

# **Table of Contents**

Fea	atures .		1
Des	criptio	n	1
App	olicatio	ns	1
Rel	ated R	esources	1
Tab	ole of C	ontents	2
Blo	ck Diag	gram	3
Pin	Config	juration	3
Pin	Descri	ptions	4
1.	Funct	ionality	5
	1.1.	Functional Overview	5
2.	Powe	r-up & Reset	6
	2.1.	Reset	6
		2.1.1. Hardware Reset	6
		2.1.2. Software Reset	6
3.	I <sup>2</sup> C		7
4.	Confi	guration	8
5.	Detec	tion	8
	5.1.	USB Port Detection	10
	5.2.	Audio Accessory Detection	12
	5.3.	OCP and OVP Detection	13
6.	Proce	essor Communication	13
7.	Switc	h Configuration	13
	7.1.	Manual Switching	
8.	Active	e Signal Performance	15
	8.1.	USB Data	15
	8.2.	FS USB	15
	8.3.	Audio	15
9.	Electr	ical Specifications	16
	9.1.	Absolute Maximum Ratings	
	9.2.	Recommended Operating Conditions	
	9.3.	Switch Path DC Electrical Characteristics	
	9.4.	Capacitance	18
	9.5.	Switch Path AC Electrical Characteristics	18
	9.6.	I <sup>2</sup> C Controller DC Characteristics	19
	9.7.	I <sup>2</sup> C AC Electrical Characteristics & Register Map	19
	9.8.	Factory Modes	23
		9.8.1. Factory-Mode Accessory Detection	
10.	Refer	ence Schematic	
11.	Layou	ıt Guidelines	27
	•	PCB Layout Guidelines for High-Speed USB Signal Integrity	
		Layout for GSM/TDMA Buzz Reduction	
		V <sub>BUS OUT</sub> Load Timing Requirements	
		Systems with Multiple USB Controllers	
Phy		Dimensions	

# **Block Diagram**




Figure 2. Block Diagram

# **Pin Configuration**




Figure 3. Pin Assignments (Top View)

# **Pin Descriptions**

Name	Pin #	Туре	Default State	Description
USB Interfac	e			
DP_HOST	4	Signal Path	Open	D+ signal switch path, dedicated USB port to be connected to the resident USB transceiver on the phone
DM_HOST	5	Signal Path	Open	D- signal switch path, dedicated USB port to be connected to the resident USB transceiver on the phone
Audio Interfa	ace			
Audio_L	2	Signal Path	Open	Left audio channel from mobile phone audio-out CODEC
Audio_R	1	Signal Path	Open	Right audio channel from mobile phone audio-out CODEC
MIC	3	Signal Path	Open	Connected to the mobile phone audio CODEC MIC input pin
<b>UART</b> Interfa	ice			
TxD	7	Signal Path	Open	Transmitter (Tx) from resident UART on the mobile phone
RxD	6	Signal Path	Open	Receiver (Rx) from resident UART on the mobile phone
Connector In	nterface			
ID_CON	20	Signal Path	Open	Connected to the USB connector ID pin and used for detecting accessories or button presses
DP_CON	19	Signal Path	Open	Connected to the USB connector D+ pin; depending on the signaling mode, this pin can be switched to DP_HOST, Audio_R, or RxD pins
DM_CON	18	Signal Path	Open	Connected to the USB connector D- pin; depending on the signaling mode, this pin can switched to DM_HOST, Audio_L, or TxD pins
V <sub>BUS_IN</sub>	17	Power Path	N/A	Input voltage supply pin to be connected to the V <sub>BUS</sub> pin of the USB connector
Power Interfa	ace			
V <sub>BAT</sub>	11	Power	N/A	Input voltage supply pin to be connected to the mobile phone battery output or to an internal regulator on the phone
$V_{DDIO}$	9	Power	N/A	Baseband processor interface I/O supply pin
GND	Exposed Center Pad	Ground	N/A	Ground (center ground pad of package makes electrical contact)
Charger Inte	rface			
V <sub>BUS_OUT</sub>	15	Power Path	N/A	Output voltage supply pin to be connected to the source voltage pin on the charger IC
CHG_DET	16	Open-Drain Output	Hi-Z	Open-drain active LOW output, used to signal the charger IC that a charger has been attached
Factory Inter	face			
JIG	10	Open-Drain Output	Hi-Z	Output control signal driven by the FSA9280A and used by the processor for factory test modes
воот	8	CMOS Output	LOW	Output control signal driven by the FSA9280A and used by the processor for factory test modes
I <sup>2</sup> C Interface				UV
I2C_SCL	14	Input	Hi-Z	I <sup>2</sup> C serial clock signal to be connected to the phone-based I <sup>2</sup> C master
I2C_SDA	13	Open-Drain I/O	Hi-Z	I <sup>2</sup> C serial data signal to be connected to the phone-based I <sup>2</sup> C master
INTB	12	CMOS Output	LOW	Interrupt active LOW output used to prompt the phone baseband processor to read the I <sup>2</sup> C register bits, indicates a change in ID_CON pin status or accessory attach status

# 1. Functionality

The FSA9280A offers a complete solution for a single 5-pin USB interface. Through built-in detection algorithms that monitor the ID and  $V_{\text{BUS}}$  pins of the USB interface, the FSA9280A allows seamless sharing of the interface between HS USB, FS USB or UART, and audio sources. The FSA9280A also offers a complete solution for multiple types of USB chargers. The FSA9280A detects different USB charger types and has a dedicated charger IC interface to allow charging through the devices and dynamic current control by the charger IC based on the type of charger detected. Additional over-current protection (OCP) and up to 28V over-voltage tolerance (OVT) is provided.

The detection features are capable of monitoring the ID pin of the USB interface to detect a full array of USB accessories, including audio accessories with up to 12 buttons.

#### 1.1. Functional Overview

The FSA9280A is designed for minimal software requirements for proper operation. The flow diagram below shows the basic steps of operation and contains references to more detailed information.

	Flow Diagram	State	Datasheet Section	Description
	Power-up & Reset	Power-up & Reset	Section 2	Applying power to the device and reset states of the device.
	I <sup>2</sup> C	l <sup>2</sup> C	Section 3	Communication with device through I <sup>2</sup> C (which can be bypassed during power-up).
_	Configuration  Accessory Plug-in	Configuration	Section 4	Configuring the device using I <sup>2</sup> C and the internal registers (which can be bypassed during power-up).
	Detection	Detection	Section 5	How the detection of the accessory is done including attachment and detachment.
	Processor Communication  Switch Configuration	Processor Communication	Section 6	How the detection of the accessory is indicated to the processor.
	Active Signals	Switch Configuration	Section 7	Configuration of switches based on detection.
	Accessory Detached	Active Signal	Section 8	Signal performance of selected configuration

# 2. Power-up & Reset

The FSA9280A does not need special power sequencing for correct operation. The main power of the device is provided by either  $V_{\text{BUS\_IN}}$  or  $V_{\text{BAT}}$ . If  $V_{\text{BUS\_IN}}$  is not present and  $V_{\text{BAT}}$  is applied,  $V_{\text{BAT}}$  is used to power the device.  $V_{\text{DDIO}}$  is only used for I<sup>2</sup>C interface and interrupt processing.

Table 1 summarizes the enabled features of each power state of the FSA9280A. The valid voltages levels for each power supply can be found in Section 9.2.

Table 1 - Power States Summary

Valid	Valid	Valid	Power	Enabled Functionality			
Valid V <sub>BUS_IN</sub>	Valid V <sub>BAT</sub>	V <sub>DDIO</sub> <sup>(1)</sup>	State	Charging through FET	Processor Communication (I <sup>2</sup> C & Interrupts)	Detection	
NO	NO	NO	Power Down	NO	NO	NO	
NO	NO	YES <sup>(2)</sup>		ILLEGAL STATE			
NO	YES	NO	Powered from V <sub>BAT</sub>	NO	NO	YES	
NO	YES	YES	Powered from V <sub>BAT</sub>	NO	YES	YES	
YES	NO	NO	Powered from V <sub>BUS_IN</sub>	Yes	NO	YES	
YES	YES	NO	Powered from V <sub>BAT</sub>	YES	NO	YES	
YES	NO	YES <sup>(2)</sup>	Powered from V <sub>BUS_IN</sub>	YES	YES	YES	
YES	YES	YES	Powered from V <sub>BAT</sub>	YES	YES	YES	

#### Notes:

- 1. V<sub>DDIO</sub> is expected to be the same supply used by the baseband I/O's.
- 2. This is not a typical state: both V<sub>BAT</sub> and V<sub>DDIO</sub> are typically provided simultaneously.

## 2.1. Reset

When the device is reset, all the registers are initialized to the default values shown in Table 7 and all switch paths are open. After reset or power up, the FSA9280A enters Standby Mode and is ready to detect accessories sensed on its  $V_{\text{BUS\_IN}}$  and / or ID\_CON pins.

#### 2.1.1. Hardware Reset

There are three hardware reset mechanisms:

- Power-on reset caused by the initial rising edge of V<sub>BUS</sub> or V<sub>BAT</sub>
- The falling edge of V<sub>DDIO</sub>.

 With V<sub>DDIO</sub> valid, driving both I2C\_SDA and I2C\_SCL signals LOW for at least 30ms.

#### Note:

 I<sup>2</sup>C controllers that implement clock stretching could cause reset. In this case, GPIOs could be used for the I<sup>2</sup>C interface.

#### 2.1.2. Software Reset

The device can be reset through software by writing to the Reset bit in the Register (1BH).

# 3. I<sup>2</sup>C


The FSA9280A integrates a fast-mode  $I^2C$  slave controller compliant with the  $I^2C$  specification version 2.1 requirements. The FSA9280A  $I^2C$  interface runs up to 400KHz.

The slave address is shown in Table 2. Status information and configuration occurs via the I<sup>2</sup>C interface.

Please see Section 9.7 for more information.


Table 2 - I<sup>2</sup>C Slave Address


Name	Size (Bits)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Slave Address	8	0	1	0	0	1	0	1	Read / Write



**Note:** Single Byte write is initiated by Master with P immediately following first data byte.

Figure 4. I<sup>2</sup>C Write Sequence








Figure 6. I<sup>2</sup>C Reset Mode Timing

Read =1

**Stop Condition** 

# 4. Configuration

FSA9280A requires minimal configuration for proper detection and reporting. The following steps can be followed for full configuration. In many cases, only Step 5 needs to be implemented for proper operation.

- 1. Write Control register (02h) to configure different switching configurations and wait timing.
- 2. Write Interrupt Mask 1 and 2 registers (05h, 06h) to mask any interrupts not required in the application.
- 3. Write Timing Set 1 (08h) register to program required key-press timing and ADC-detection timing.
- 4. Write Timing Set 2 (09h) register to program required Switching Wait timing and Long Key Press timing.
- 5. Write Control register (02h) to clear INT Mask bit. This enables interrupts to the baseband.

#### 5. Detection

The FSA9280A detection algorithms monitor both the  $V_{\text{BUS}}$  and ID pins of the USB interface. Based on the detection results, multiple registers are updated and the INTB pin is asserted to indicate to the baseband processor that an accessory was detected and to read the registers for the complete information.

The detection algorithm allows the application to control the timing of the detection algorithm and the configuration of the internal switches. The flow diagram in Figure 7 shows the operation of the detection algorithm.




Figure 7. Detection Flow Chart

The FSA9280A monitors both  $V_{BUS\_IN}$  and  $ID\_CON$  to detect accessories. The  $ID\_CON$  detection is a "resistive detection" that detects the resistance to GND on the  $ID\_CON$  pin to

determine which accessory is attached. Table 3 shows the assignment of accessories based on resistor values.

Table 3. ID\_CON Accessory Detection

Binary Value <sup>(4)</sup>	ID_CO	N Resistance t	o GND	Accessory Detected <sup>(5)</sup>
omary value	Min.	Тур.	Max.	Accessory Detected
00000	GND	GND	GND	DO NOT USE
00001	1.9kΩ	2.0kΩ	2.1kΩ	Audio Send/End Button
00010	2.470kΩ	2.604kΩ	2.730kΩ	Audio Remote S1 Button <sup>(6)</sup>
00011	3.050kΩ	3.208kΩ	3.370kΩ	Audio Remote S2 Button <sup>(6)</sup>
00100	3.810kΩ	4.014kΩ	4.210kΩ	Audio Remote S3 Button <sup>(6)</sup>
00101	4.58kΩ	4.82kΩ	5.06kΩ	Audio Remote S4 Button <sup>(6)</sup>
00110	5.73kΩ	6.03kΩ	6.33kΩ	Audio Remote S5 Button <sup>(6)</sup>
00111	7.63kΩ	8.03kΩ	8.43kΩ	Audio Remote S6 Button <sup>(6)</sup>
01000	9.53kΩ	10.03kΩ	10.53kΩ	Audio Remote S7 Button <sup>(6)</sup>
01001	11.43kΩ	12.03kΩ	12.63kΩ	Audio Remote S8 Button <sup>(6)</sup>
01010	13.74kΩ	14.46kΩ	15.18kΩ	Audio Remote S9 Button <sup>(6)</sup>
01011	16.40kΩ	17.26kΩ	18.12kΩ	Audio Remote S10 Button <sup>(6)</sup>
01100	19.48kΩ	20.50kΩ	21.53kΩ	Audio Remote S11 Button <sup>(6)</sup>
01101	22.87kΩ	24.07kΩ	25.27kΩ	Audio Remote S12 Button <sup>(6)</sup>
01110	27.27kΩ	28.70kΩ	30.14kΩ	Reserved Accessory #1
01111	32.3kΩ	34.0kΩ	35.7kΩ	Reserved Accessory #2
10000	38.19kΩ	40.20kΩ	42.21kΩ	Reserved Accessory #3
10001	47.41kΩ	49.90kΩ	52.40kΩ	Reserved Accessory #4
10010	61.66kΩ	64.90kΩ	68.15kΩ	Reserved Accessory #5
10011	76.1kΩ	80.7kΩ	84.1kΩ	DO NOT USE
10100	96.9kΩ	102.0kΩ	107.1kΩ	DO NOT USE
10101	115kΩ	121kΩ	127kΩ	TTY Converter
10110	143kΩ	150kΩ	157kΩ	UART Cable
10111	190kΩ	200kΩ	206kΩ	USB: See Table 4
11000	247.3kΩ	255kΩ	262.7kΩ	Factory Mode Boot OFF-USB
11001	292kΩ	301kΩ	310kΩ	Factory Mode Boot ON-USB
11010	347kΩ	365kΩ	383kΩ	Audio Cradle
11011	428.7kΩ	442.0kΩ	455.3kΩ	USB: See Table 4
11100	507.3kΩ	523kΩ	538.7kΩ	Factory Mode Boot OFF-UART
11101	600.4kΩ	619kΩ	637.6kΩ	Factory Mode Boot ON-UART
11110	750kΩ	1000kΩ	1050kΩ	Audio Type 1 with Remote <sup>(8)</sup>
11110	750kΩ	1002kΩ	1050kΩ	Audio Type 1 / Only Send-End <sup>(8)</sup>
11111	20MΩ <sup>(7)</sup>	Open <sup>(7)</sup>		USB Mode, Dedicated Charger or Accessory I

#### Notes:

- 4. The binary values are reported in the binary register (07h) with each valid accessory detection.
- 5. The accessory type is reported in the Device Type 1 (0Bh), Device Type 2 (0Bh), Button 1 (0Ch), and Button 2 (0Dh) registers with each valid accessory detection.
- 6. These resistor values are created by multiple standard resistor values in series to form the button presses on the wired remote (see Figure 12).
- 7. For the ID float, ID "open" is recommended; otherwise, capacitance should be minimized.
- 8. Audio devices with remote and audio devices with only send/end are both reported as Audio Type 1 in the Device Type 1 register (see the Audio Accessory Detection section below). Type 1 is for passive resistor audio accessories and a future Audio Type 2 is designated for active audio accessories.




Figure 8. ID-Based Accessories, No V<sub>BUS\_IN</sub> Attach Timing with Default Switching Wait Bits of 10ms

#### 5.1. USB Port Detection

The multiple types of USB 2.0 ports that the FSA9280A can detect are summarized in Table 4. These devices are unique in that  $V_{\text{BUS}}$  must be present to detect these accessories.

Table 4. ID\_CON and V<sub>BUS IN</sub> Detection for USB Devices

ADC Value <sup>(9)</sup>	V	DP CON	DP CON	ID_CON F	Resistan	ce to GND	Accessory Detected <sup>(10)</sup>
Value <sup>(9)</sup>	V <sub>BUS_IN</sub>	DF_CON	DF_CON	Min.	Тур.	Max.	Accessory Detected
10111	5V	X	X	190kΩ	200kΩ	206kΩ	Car Kit Type 1 Charger <sup>(11)</sup>
11011	5V	Х	Х	428.7kΩ	442kΩ	455.3kΩ	Car Kit Type 2 Charger <sup>(11)</sup>
11111	5V	(12)	(12)	20ΜΩ	Open	Open	USB Dedicated Charging Port, Travel Adapter or Dedicated Charger (DCP)
11111	5V	(12)	(12)	20ΜΩ	Open	Open	USB Charging Downstream Port (CDP)
11111	5V	(12)	(12)	20ΜΩ	Open	Open	USB Standard Downstream Port (SDP)

#### Notes:

- 9. The ADC values are reported in the ADC register (07h) with an each valid accessory detection.
- 10. The accessory type is reported in the Device Type 1 (0Bh) and Car Kit Status (0Eh) registers with an each valid accessory detection.
- 11. Follows the ANSI/CEA-936-A USB Car Kit specification.
- 12. The FSA9280A follow the Battery Charging 1.1 specification, which uses DP\_CON and DM\_CON to determine what USB accessory is attached (refer to the specification for details).

The following figures show the attach timing of the USB accessories and the relationship between the INTB assertion and the CHG\_DET assertion. FSA9280A implements the optional data contact detection (DCD) feature of the USB Battery Charging specification. The DCD detection ensures

proper connection of the DP\_CON and DM\_CON before starting the USB charging detection scheme. This feature allows for shorter attach times by eliminating long wait times to allow full contact of the DP\_CON and DM\_CON pins.




Figure 9. USB Dedicated Charging Port (DCP) or Charging Downstream Port (CDP) Attach Timing




Figure 10. USB Standard Downstream Port Attach Timing




Figure 11. Car Kit Type 1 and 2 Attach Timing

# 5.2. Audio Accessory Detection

Audio accessories are detected when the ID\_CON pin resistance to GND is approximately  $1M\Omega$ . Configurations for this audio accessory shown in Figure 12 and Figure 13 .




Figure 12. Audio Accessory with Just Send/End Button (1% or 5% Resistors)




Figure 13. Audio Accessory with Full Wired Remote Control (1% Resistors)

The FSA9280A can detect and differentiate between regular key presses, long key presses, and a stuck key. The definition of the key press timing is user configurable by

writing the Timing Set 1 (08h) and Timing Set 2 (09h) registers. Timing diagrams for the key press detection are shown below in Figure 14 and Figure 15.




Figure 14. Regular Key-Press Timing Diagram

Figure 15. Long Key-Press Timing Diagram

#### 5.3. OCP and OVP Detection

With  $V_{BUS\_IN}$  greater than 6.8V,  $V_{BUS\_IN}$  is disconnected, protecting the FSA9280A and all application circuitry from excess voltage. This block is capable of withstanding continuous 28V in Shutdown Mode. Upon entering Shutdown Mode, the OVP\_EN bit in the Interrupt 1 register is set HIGH and an interrupt is sent to the baseband. The Over-Current Protection (OCP) feature limits current through the charger FET to  $\leq$  1.5A. The FSA9280A automatically senses an over-current event, shuts down  $V_{BUSOUT}$ , and reports this to the baseband by asserting OCP\_EN in the Interrupt 1 register. OCP Mode is only implemented when  $V_{BUS\_IN}$  is provided by the attached accessory. Removal of an OVP or OCP condition triggers another interrupt sent to the processor clearing the OCP\_EN and/or the OVP\_EN bits and setting the OCP\_OVP\_DIS bit in the Interrupt 1 register.

### 6. Processor Communication

Typical communication steps between the processor and the FSA9280A during accessory detection are:

- INTB asserted LOW, indicating change in accessory detection.
  - a) CHG\_DET asserted LOW if USB charger detected.
- Processor reads Interrupt registers to determine which event occurred.
  - a) Interrupt 1 (03h): Indicates if an attach, detach, key press, long key press, long key release, OVP / OCP event, or OVP / OCP event recovery was detected. Each bit can be masked by setting the corresponding bit in the Interrupt Mask 1 (05h) register.
  - b) Interrupt 2 (04h): Indicates if a reserved accessory, ADC change, stuck key, or stuck key recovery was detected. Each bit can be masked by setting the corresponding bit in the Interrupt Mask 2 (06h) register.
- Processor reads Status registers to determine exact accessory detected.
  - a) Device Type 1 (0Ah): Indicates which USB, Car Kit UART, or audio accessory was detected.
  - Device Type 2 (0Bh): Indicates which factory mode was detected or if a TTY cable was detected.
  - c) Button 1 (0Ch & ODh): Indicates which button press was detected with Audio Type 1 accessories.
  - d) Car Kit Status (0Eh): Indicates which type of car kit charger was detected.

## 6.1. Interrupts

The baseband processor recognizes interrupt signals by observing the INTB signal, which is active LOW. Interrupts are masked upon reset or power up via the INT Mask register bit (bit 0 of Control register, address 02h in Table 7. Register Map) and INTB pin defaults LOW right after this reset or power up. After the INT Mask bit is cleared by the baseband processor, the INTB pin is driven HIGH in preparation for a future interrupt. When an interruptible event

occurs, INTB transitions LOW and returns HIGH when the processor reads the Interrupt register at address 03h. Subsequent to the initial power up or reset; if the processor writes a "1" to INT Mask bit when the system is already powered up, the INTB pin stays HIGH and ignores all interrupts until the INT Mask bit is cleared. If an event happens that would ordinarily cause an interrupt when the INT Mask bit is set, the INTB pin is LOW for t<sub>INT\_MASK</sub> after the INT Mask bit is cleared.




Figure 16. Power-up Interrupt Timing Diagram




Figure 17. V<sub>DDIO</sub> Reset Interrupt Timing Diagram





Figure 18. INT Mask to INTB Interrupt Timing Diagram

# 7. Switch Configuration

FSA9280A devices have two modes of operation when configuring the internal switches. The FSA9280A can autoconfigure the switches or the switches can be configured manually by the processor. Typical applications can use the Auto-Configuration Mode and do not require interaction with the baseband to configure the switches correctly.

Table 5. Auto-Configurations



#### Note:

13. Use of FS USB on the UART path requires manual switching, as described in Section 11.4 — Systems with Multiple USB Controllers.

#### 7.1. Manual Switching

Manual switching is enabled by writing the following registers:

- Manual Switch 1 (13h): Configures the switches for DM\_CON, DP\_CON, and V<sub>BUS IN</sub>.
- Manual Switch 2 (14h): Configures the CHG DET, BOOT, and JIG pins.

# 8. Active Signal Performance

# 8.1. USB Data




Figure 19. Pass Through Eye Compliance Testing Input Signal




Figure 20. USB 2.0 Eye Compliance Test Results at Output

# 8.2. FS USB




Figure 21. FS USB Eye Compliance for UART Path

## 8.3. Audio




Figure 22. THD+N Plot for Audio Channels

# 9. Electrical Specifications

# 9.1. Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter			Min.	Max.	Unit
V <sub>BAT</sub> /V <sub>DDIO</sub>	Supply Voltage from Battery / Bas	-0.5	6.0	V		
V <sub>BUS_IN</sub>	Supply Voltage from Micro-USB C	from Micro-USB Connector				V
		USB		-1.0	V <sub>BUS</sub> +0.5	
$V_{SW}$	Switch I/O Voltage	Stereo / Mono Audio Path Active		-1.5	V <sub>BAT</sub> +0.5	V
		All Other Channels		-0.5	V <sub>BAT</sub> +0.5	
I <sub>IK</sub>	Input Clamp Diode Current			-50		mA
I <sub>CHG</sub>	Charger Detect CHG_DET Pin Cu	urrent Sink Capability	-//		30	mA
	// N	USB			50	
I <sub>SW</sub>	Switch I/O Current (Continuous)	Audio			60	mA
- //	7	All Other Channels			50	
		USB			150	mA
	Peak Switch Current (Pulsed at	Audio		150	ША	
I <sub>SWPEAK</sub>	1ms Duration, <10% Duty Cycle)	Charger FET			2	Α
	/	All Other Channels			150	mA
T <sub>STG</sub>	Storage Temperature Range			-65	+150	°C
TJ	Maximum Junction Temperature				+150	°C
T <sub>L</sub>	Lead Temperature (Soldering, 10	Seconds)			+260	°C
	IEC 61000-4-2 System ESD	USB Connector Pins (DP_CON,	Air Gap	15.0		
	led droop in 2 dyolom 200	DM_CON, V <sub>BUS_IN</sub> , ID_CON) to GND	Contact	8.0		
ESD	Lluman Dady Madel	JIG, BOOT, INTB		3.5		kV
	Human Body Model, JEDEC JESD22-A114	All Other Pins, Including DP_CON, DM_CON,ID_CON and VBUS_IN		5.0		
	Charged Device Model, JEDEC J	ESD22-C101	All Pins	2.0		

# 9.2. Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Paramete	Min.	Max.	Unit	
$V_{BAT}$	Battery Supply Voltage <sup>(14)</sup>	Battery Supply Voltage <sup>(14)</sup>			
V <sub>BUSIN</sub>	Supply Voltage from V <sub>BUS_IN</sub> Pin <sup>(15)</sup>	Supply Voltage from V <sub>BUS_IN</sub> Pin <sup>(15)</sup>			
V <sub>DDIO</sub>	Processor Supply Voltage	1.8	3.6	V	
		0	3.6	T	
$V_{SW}$	Switch I/O Voltage	Audio Path Active	-1.2	1.2	V
		0	5.0		
ID <sub>CAP</sub>	Capacitive Load on ID_CON Pin for Reliable Accessory Detection			1.0	nF
T <sub>A</sub>	Operating Temperature		-40	+85	ōС

#### Note

- 14. Fairchild does not guarantee operation below 3.0V.
- 15. Between 5.5 to OVP starting voltage, the charger FET is still closed so that charger IC can charge battery even with 5.9~6.0V travel adaptor.

# 9.3. Switch Path DC Electrical Characteristics

All typical values are at T<sub>A</sub>=25°C unless otherwise specified.

Symbol	Downwater	V (A)	Conditions	T <sub>A</sub> =	-40 to +	-85°C	11:-
Symbol	Parameter	V <sub>BAT</sub> (V)	Conditions	Min.	Тур.	Max.	Uni
Host Interf	ace Pins (JIG, BOOT, INTB, CHG-I	DET)			•	•	
V <sub>OH</sub>	Output High Voltage <sup>(16)</sup>	3.0 to 4.4	I <sub>OH</sub> =2mA	0.7 x V <sub>DDIO</sub>			٧
V <sub>OL</sub>	Output Low Voltage	3.0 to 4.4	I <sub>OL</sub> =10mA			0.4	٧
Switch OF	F Characteristics				•	•	
l <sub>OFF</sub>	Power-Off Leakage Current	0	All Data Ports Except MIC V <sub>SW</sub> =0V to 4.4V			10	μΑ
I <sub>NO</sub>	Switch Open Leakage Current with Device Powered	3.0 to 4.4	V <sub>BAT</sub> =4.4V; I/O Pins=0.3V, 4.1V, or Floating, Except MIC	-0.100	0.001	0.100	μΑ
I <sub>IDSHRT</sub>	Short-Circuit Current <sup>(17)</sup>	3.0 to 4.4	Current Limit if ID_CON=0V		5		mA
USB Switc	h ON Path						
USB Analog	g Signal Range	3.0 to 4.4		0		3.6	V
R <sub>ONUSB</sub>	USB Switch On Resistance <sup>(18)</sup>	3.0 to 4.4	V <sub>D+/D-</sub> =0V, 0.4V, I <sub>ON</sub> =8mA		8	10	Ω
Charging F	ET ON Path			V		À	
V <sub>OVP</sub>	Over-Voltage Protection (OVP) The	reshold Volta	age	6.2	6.8	7.2	V
R <sub>ONFET</sub>	Charging FET On Resistance <sup>(17)</sup>		V <sub>BUS_IN</sub> =4.2V-5.0V, I <sub>ON</sub> =1A		200		mΩ
I <sub>OCP</sub>	Over-Current Protection (OCP) The Current (17)	reshold	V <sub>BUS_IN</sub> =5.2V	1.1	1.3	1.5	Α
Audio_R/A	udio_L Switch ON Paths						
Audio Analo	og Signal Range	3.0 to 4.4		-1.2		3.0	V
R <sub>ON</sub>	Audio Switch On Resistance <sup>(18)</sup>	3.0 to 4.4	V <sub>L/R</sub> =-0.8V, 0.8V, I <sub>ON</sub> =30mA,			3	Ω
R <sub>FLAT</sub>	Audio R <sub>ON</sub> Flatness <sup>(19)</sup>	3.0 to 4.4	f=0-470kHz			0.1	Ω
MIC and U	ART Switch ON Paths			7			
Analog Sigr	nal Range <sup>(20)</sup>	3.0 to 4.4		0		5	V
В	MIC Path ON Resistance	2.0 to 4.4	\\ 0\\ 4.4\\   20m4	1	40		0
R <sub>ON</sub>	UART Path ON Resistance <sup>(17)</sup>	3.0 10 4.4	V <sub>SW</sub> =0V, 4.4V, I <sub>ON</sub> =30mA		25	30	Ω
Total Curre	ent Consumption						
Iccsl	Battery Supply Standby Mode Current (No Accessory Attached)	3.0 to 4.4	No Accessory Static Current During Standby Mode		10	25	μА
I <sub>CCSLWA</sub>	Battery Supply Standby Mode Current with Accessory Attached <sup>(21)</sup>	3.8	With Accessory Static Current During Standby Mode		30	40	μА

#### Notes:

- 16. Does not apply to CHG\_DET or JIG pins because they are open drain.
- 17. Limits based on electrical characterization data.
- 18. On resistance is the voltage drop between the two terminals at the indicated current through the switch.
- 19. Flatness is defined as the difference between the maximum and minimum values of on resistance over the specified range of conditions.
- 20. The MIC bias applied by the baseband should not exceed 2.8V.
- 21. Applies to all accessories except Audio Type 1 and Factory-Mode accessories.

# 9.4. Capacitance

Symbol	Parameter	$V_{BAT}$	Condition	T <sub>A</sub> =	Unit		
Syllibol	Farameter	(V)	Condition	Min.	Тур.	Max.	Unit
C <sub>ONUSB</sub>	DP_CON, DM_CON On Capacitance (USB Mode)	3.8	V <sub>BIAS</sub> =0.2V, f=1MHz		8		pF

# 9.5. Switch Path AC Electrical Characteristics

All typical values are for V<sub>BAT</sub>=3.8V at T<sub>A</sub>=25°C unless otherwise specified.

Cumbal	Davama		Condition	T <sub>A</sub> = -	-40 to -	+85°C	Unit	
Symbol	Parame	ter		Condition	Min.	Тур.	Max.	Unit
		Audio Mode	f=20kHz	, R <sub>T</sub> =32Ω, C <sub>L</sub> =0pF		-50		
Xtalk	Active Channel Crosstalk DP_CON to DM_CON	USB Mode	f=1MHz,	$R_T=50\Omega$ , $C_L=0pF$		-60		dB
	B1_001(10 BIII_00)(	USB Mode	f=240MH		-40			
0	Off Isolation	Audio Mode	f=20kHz	, R <sub>T</sub> =32Ω, C <sub>L</sub> =0pF		-90		dB
O <sub>IRR</sub>	On isolation	USB Mode	f=1 MHz	, R <sub>T</sub> =50Ω, C <sub>L</sub> =0pF		-90		ub
PSRR	Power Supply Rejection Ra	tio, MIC on V <sub>BUS_IN</sub>	Power S f=217Hz	upply Noise 300mV <sub>pp</sub> ,		-100		dB
THD	Total Harmania Distortion (	Audio Doth)		20kHz, R <sub>L</sub> =32/16Ω, <sub>I</sub> nal Range 2V <sub>PP</sub>		0.03		0/
IND	Total Harmonic Distortion (A	20Hz to Input Sig		0.05		%		
t <sub>SK(P)</sub>	Skew of Opposite Transition Output (USB Mode)	ns of the Same		ps (10-90%) at 240MHz, $R_L$ =50 $\Omega$	N.	30		ps
t <sub>I2CRST</sub>	Time When I2C_SDA and I to Cause a Reset	2C_SCL Both LOW		See Figure 6	30			ms
t <sub>INTMASK</sub>	Time after <i>INT Mask</i> Cleare Goes LOW to Signal the Int Interruptible Event while <i>IN</i>	errupt after		See Figure 18		10		ms
t <sub>SDPDET</sub>	Time from V <sub>BUS_IN</sub> Valid to V Charger FET Closed and U for USB Standard Downstre	SB Switches Closed	3.50	See Figure 10		130		ms
tсндоит	Time from V <sub>BUS_IN</sub> Valid to V Charger FET Closed for Bo Ports (CDP and DCP)			See Figure 9		170		ms
t <sub>CARKIT</sub>	Time from V <sub>BUS_IN</sub> Valid to C Type 2 Charger Detected	Car Kit Type 1 or		See Figure 11		200		ms
t <sub>CHGDET</sub>	Time from V <sub>BUS_OUT</sub> Valid to LOW for Both USB Chargin DCP) and for Car Kit Charg	g Ports (CDP and	See	e Figure 9, Figure 11		100		ms
tiddet	Time from ID_CON Not Flo Signal Accessory Attached Resistance-Based Only (V <sub>B</sub>	that is ID_CON		See Figure 8		200	1	ms
tjigvbus	Time from V <sub>BUS_IN</sub> Valid to JIG LOW and V <sub>BUS_OUT</sub> Valid with Charger FET Closed for Both Factory Mode Operation with V <sub>BUS_IN</sub> Present			See Figure 25		200		ms
	Time from V <sub>BUS_IN</sub> Valid to J Mode Operation without V <sub>B</sub>			See Figure 26		200		ms

# 9.6. I<sup>2</sup>C Controller DC Characteristics

Cumbal	Downwater		Fast Mode (400kHz)			
Symbol	Parameter		Min.	Max.	Units	
V <sub>IL</sub>	Low-Level Input Voltage		-0.5	0.3V <sub>DDIO</sub>	٧	
V <sub>IH</sub>	High-Level Input Voltage	0.7V <sub>DDIO</sub>		٧		
V	Hyptorogic of Cohmitt Trigger Inputs	V <sub>DDIO</sub> >2V	0.05V <sub>DDIO</sub>		\ \	
V <sub>HYS</sub>	Hysteresis of Schmitt Trigger Inputs	$V_{DDIO} < 2V$	0.1V <sub>DDIO</sub>		٧	
V	Low-Level Output Voltage at 3mA Sink Current	V <sub>DDIO</sub> >2V	0	0.4	V	
V <sub>OL1</sub>	(Open-Drain)	$V_{DDIO} < 2V$		0.2V <sub>DDIO</sub>		
I <sub>I2C</sub>	Input Current of I2C_SDA and I2C_SCL Pins, Input Voltage	0.26V to 2.34V	-10	10	μΑ	
Cı	Capacitance for Each I/O Pin			10	pF	

# 9.7. I<sup>2</sup>C AC Electrical Characteristics & Register Map

Cymbal	Dovomotov		Fast Mode	
Symbol	Parameter	Min.	Max.	Unit
f <sub>SCL</sub>	SCL Clock Frequency	0	400	kHz
t <sub>HD;STA</sub>	Hold Time (Repeated) START Condition	0.6		μs
$t_{LOW}$	LOW Period of SCL Clock	1.3		μs
t <sub>HIGH</sub>	HIGH Period of SCL Clock	0.6		μs
t <sub>SU;STA</sub>	Set-up Time for Repeated START Condition	0.6		μs
t <sub>HD;DAT</sub>	Data Hold Time	0	0.9	μs
t <sub>SU;DAT</sub>	Data Set-up Time <sup>(22)</sup>	100		ns
t <sub>r</sub>	Rise Time of SDA and SCL Signals <sup>(23)</sup>	20+0.1C <sub>b</sub>	300	ns
t <sub>f</sub>	Fall Time of SDA and SCL Signals <sup>(23)</sup>	20+0.1C <sub>b</sub>	300	ns
t <sub>SU;STO</sub>	Set-up Time for STOP Condition	0.6		μs
t <sub>BUF</sub>	BUS-Free Time between STOP and START Conditions	1.3		μs
t <sub>SP</sub>	Pulse Width of Spikes that Must Be Suppressed by the Input Filter	0	50	ns

#### Notes:

- 22. A fast-mode  $I^2C$ -Bus® device can be used in a standard-mode  $I^2C$ -Bus system, but the requirement  $t_{SU;DAT} \ge 1$  250ns must be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{r_max} + t_{SU;DAT} = 1000 + 250 = 1250$ ns (according to the standard-mode  $I^2C$  bus specification) before the SCL line is released.
- 23. C<sub>b</sub> equals the total capacitance of one BUS line in pF. If mixed with high-speed devices, faster fall times are allowed according to the I<sup>2</sup>C specification.




Figure 23. Definition of Timing for Full-Speed Mode Devices on the I<sup>2</sup>C Bus

# Table 6. I<sup>2</sup>C Slave Address

Name	Size (Bits)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Slave Address	8	0	1	0	0	1	0	1	R/W

Address	Register	Type	Reset Value	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
01H	Device ID	Read	00000000			Version ID: 0x	b001		Ver	ndor ID (Fairchild): 000		
							Switch Open	ADC Interrupt Disable	Manual Switch	Configuration Delay	Global Interrupt Mask	
02H	Control	Read / Write	00011111	Reserved: - Read XXX - Write 000			0: Open All switches	0: Report interrupt when detection is complete on ID_CON	0: Automatic configuration disabled, switch configuration based on Manual Switch registers (13H, 14H)	After wait time expires     delay configuration     indefinitely until this bit is     written to 1 by host	0: Does not Mask Interrupts	
							1: Switch based on detection	1: ADC change interrupt is disabled	1: Automatic configuration is enabled	1: If wait time has expired configure the switches immediately (See figure 2(flow chart))	1: Mask interrupts	
			./	OVP & OCP Recovery	OCP Event	OVP Event	Long Key Release	Long Key Press	Key Press	Detach	Attach	
03H	03H Interrupt 1 Read / Clear	00000000	0: OVP and/or OCP event not recovered	0: No OCP event	0: No OVP event			0: No Interrupt	o Interrupt			
				1: OVP and/or OCP event recovered	1: OCP event	1: OVP event	1: Long key release detected	1: Long key press detected	1: Key press detected	1: Accessory detached	1: Accessory attached	
		terrupt 2 Read / Clear		Reserved:			Stuck Key Recovery	Stuck Key	ADC Change	Reserved Attach	Reserved:	
04H	Interrupt 2		00000000		- Read XXX			0:	No Interrupt		- Read X	
				- Write 000			1: Stuck key recovered	1: Stuck key detected	1: Valid ADC detection	1: Reserved accessory attached	- Write 0	
				OVP & OCP	ОСР	OVP	Long Key Release	Long Key Press	Key Press	Detach	Attach	
	Interrupt	Read /		0: No Interrupt Mask								
05H	Mask 1	Write	00000000	1: Mask – Interrupt 1 [OVP & OCP Recovery]	1: Mask – Interrupt 1 [OCP Event]	1: Mask – Interrupt 1 [OVP Event]	1: Mask – Interrupt 1 [Long Key Release]	1: Mask – Interrupt 1 [Long Key Press]	1: Mask – Interrupt 1 [Key Press]	1: Mask – Interrupt 1 [Detach]	1: Mask – Interrupt 1 [Attach]	
							Stuck Key Recovery	Stuck Key	ADC Change	Reserved Attach		
06H	Interrupt	Read /	00000000		Reserved: - Read XXX			0: No	Interrupt Mask		Reserved: - Read X	
0011	Mask 2			- Head XXX - Write 000			1: Mask – Interrupt 2 [Stuck Key Recovery]	1: Mask – Interrupt 2 [Stuck Key]	1: Mask – Interrupt 2 [ADC Change]	1: Mask – Interrupt 2 [Reserved Attach]	- Write 0	
07H	ADC	Read	00011111	Reserv	ed: - Read XXX, -	Write 000		Δ	DC Value (See Table	8)		
08H	Timing Set 1	Read / Write	00000000	Key	Press Time (See	Table 8)	ADC Detection Time (See Table 8)					
09H	Timing Set 2	Read / Write	00000000	Switchi	ng Wait Time <i>(Se</i>	e Table 8)	Long Key Press Time (See Table 8)					

Continued on the following page...

Address	Register	Type	Reset Value	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
					USB Charging (DCP)	USB Charging (CDP)	Car Kit Charger	UART	USB Data (SDP)		Audio Type	
	Device			Reserved:			0: No detect			Reserved:	0: No detec	
0AH	Type 1	Read	00000000	- Read X - Write 0	1: USB dedicated charging port (DCP) detected	1: USB charging downstream port (CDP) detected	1: Car Kit charger detected	1: UART detected	1: USB standard downstream port (SDP) detected	- Read X - Write 0	1: Audio Type 1 accessory detected	
				_		TTY			Factory Mode	e – See Table 9		
0BH	Device	Read	00000000		served: ead XX	0: No detect	Reserved: - Read X		0: No	detect		
	Type 2			- Write 00		1: TTY detected	- Write 0	1: Jig: UART – Boot_OFF	1: Jig: UART – Boot_ON	1: Jig: USB – Boot_OFF	1: Jig: USB - Boot_ON	
				Button 7	Button 6	Button 5	Button 4	Button 3	Button 2	Button 1	Send End	
0CH	Button 1	Read	00000000				C	): Not Pressed				
								1: Pressed				
	0DH <b>Button 2</b> Read 00000000	1,2		Key Press Error	Button 12	Button 11	Button 10	Button 9	Button 8			
0DH		00000000		served: lead XX	0: No Key Press Error			0: Not Pressed				
			- V	Vrite 00	1: Key Press Error detected (too short)			1: Pressed				
					Decembed					Charger Type		
0EH	Car Kit Status	Read	00000000				Reserved: Read XXXXXX Write 000000		00: No connection 01: Reserved Charger 10: Car Kit charger type 1 11: Car Kit charger type 2			
0FH	Reserved	N/A	00000000				Reserved: - Read	XXXXXXXX, - Write	00000000			
10H	Reserved	N/A	00000000				Reserved: - Read	XXXXXXXX, - Write	00000000			
11H	Reserved	N/A	00000000				Reserved: - Read	XXXXXXXX, - Write	00000000			
12H	Reserved	N/A	00000000				Reserved: - Read	XXXXXXXX, - Write	00000000			
					DM_CON Connec	tion		DP_CON Connection	on	V <sub>BUS</sub> Connecti	on	
13H	Manual Switch 1	Read / Write	00000000	00: Open DM_CON switch 001: DM_CON connected to DM_HOST of USB port 010: DM_CON connected to Audio_L 011: DM_CON connected to TxD of UART port  000: Open DP_CON switch 000: Open DP_CON switch 001: DP_CON connected to DP_HOST of USB port to accessory. 10: VBUS_IN 011: DP_CON connected to RxD of UART port  000: Open VB 01: VBUS_O (Host – curre to accessory. 10: VBUS_IN 011: DP_CON connected to RxD of UART port  (Standard US)				(Host – current sourced fro to accessory, max. load cu 10: VBUS_IN connected to 11: VBUS_IN connected to	ppen VBUS switch BUS_OUT connected to VBUS_IN - current sourced from the phone cessory, max. load current is 5mA) BUS_IN connected to MIC BUS_IN connected to VBUS_OUT dard USB – phone sinks current			
					Reserved:		CHG_DET	воот	JIG	Reserved:		
14H	Manual	Read /	ead / 000000000 Vrite	- Read XXX		0: High Impedance	0: Low	0: High Impedance	- Read XXX - Write 000			
1711	Switch 2	VVIILE			- Write 000							

Continued on the following page...

Address	Register	Туре	Reset Value	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
15H	Reserved	N/A	00000000				Reserved: - Read	d XXXXXXX, - Wr	ite 00000000		
16H	Reserved	N/A	XXXXXXX0				Reserved: - Read	d XXXXXXX, - Wr	ite 00000000		
17H	Reserved	N/A	00000000		Reserved: - Read XXXXXXXX, - Write 00000000						
18H	Reserved	N/A	00000000				Reserved: - Read	d XXXXXXX, - Wr	ite 00000000		
19H	Reserved	N/A	00000000				Reserved: - Read	d XXXXXXX, - Wr	ite 00000000		
1AH	Reserved	N/A	00000000		Reserved: - Read XXXXXXXX, - Write 00000000						
											Reset
1BH	Reset	R/W	X0001000		Reserved: - Read XXXXXXX, - Write 0000100						0: No Reset 1: Reset (Always reads 0)
1CH	Reserved	N/A	XXXXX001				Reserved: - Read	XXXXXXX, - Wr	ite 00000001		
										$V_{BUS\_IN}VALID$	Reserved:
1DH	Reserved	N/A	00000000	Reserved: - Read XXXXXXXX, - Write 00000000 0: V <sub>BUS_IN</sub> Not Valid							
				1: V <sub>BUS_IN</sub> Valid							Write 0
1EH	Reserved	N/A	XXXXXXX				Reserved: - Read	d XXXXXXX, - Wr	ite 00000000		
1FH	Reserved	N/A	XXXXXXX				Reserved: - Read	d XXXXXXXX, - Wr	ite 00000000		
20H	DCD Configuration	Read/Write	XXXXXX00		Reserved: - Read XXXXXXXX, - Write 00000000 Enabled  Reserved: - Read XXXXXXXXX, - Write 00000000 Reserved: Read XX, - V  1: DCD Timeout Enabled  1: DCD Timeout Enabled						- Write 00
21H	Reserved	N/A	XXXXXX00				Reserved: - Read	d XXXXXXX, - Wr	ite 00000000		

Table 8 - Timing for Timing Set 1 & 2 Registers

Setting Value (24)	ADC Detection Time	Key Press Time	Long Key Press Time	Switching Wait Time
0000	50ms	100ms	300ms	10ms
0001	100ms	200ms	400ms	30ms
0010	150ms	300ms	500ms	50ms
0011	200ms	400ms	600ms	70ms
0100	300ms	500ms	700ms	90ms
0101	400ms	600ms	800ms	110ms
0110	500ms	700ms	900ms	130ms
0111	600ms	800ms	1000ms	150ms
1000	700ms	900ms	1100ms	170ms
1001	800ms	1000ms	1200ms	190ms
1010	900ms		1300ms	210ms
1011	1000ms		1400ms	
1100			1500ms	
1101-1111				

#### Note:

24. Each of the four registers can have unique register setting values.

# 9.8. Factory Modes

The FSA9280A has four dedicated Factory Modes that allow efficient factory testing of a platform. Factory Modes are initiated with the attachment of special test hardware, called a "JIG box" used for factory testing. FSA9280A automatically configures switch paths to any factory-mode accessories when V<sub>DDIO</sub> is present, without detaching and attaching the micro-USB cable. Since the processor may not be awake when a factory-mode accessory is detected, I<sup>2</sup>C read acknowledge is not required, nor does the FSA9280A employ a switching wait timer found in the *Timing Set 2* register for the initial switch configuration. A change of resistor on the ID\_CON pin dynamically switches between factory modes and auto-configures the appropriate switch paths without detaching and attaching the cable.

JIG output signals when a factory-mode accessory is plugged in and BOOT output signals the baseband processor to boot up, allowing tests to be conducted with and without the baseband processor powered up. As soon as the factory-mode cable is removed, the FSA9280A returns to a standard accessory flow that requires a device detach between accessory type configurations changes (except Audio Type 1 accessory described in the Audio Accessory Detection section above). The typical key sensing for Audio Type 1 accessories for wired remote is not active for factory-mode test.

#### 9.8.1. Factory-Mode Accessory Detection

The different factory-mode accessories with the associated resistor values (1% standard resistors) on the ID\_CON pin, the JIG and BOOT logic states, and switch configurations are listed in Table 9.

Table 9. Factory Mode Auto-Configuration Table (1% Resistors on ID CON Pin)

Configuration	n Type	V <sub>BUS_IN</sub>	DP_CON	DM_CON	ID_CON	воот	JIG	CHG_DET
Factory Mode 0	Boot_On	Chg FET Open <sup>(25)</sup>	RxD	TxD	619kΩ	HIGH	LOW	Hi-Z
Jig: UART	Boot_Off	Chg FET Open <sup>(25)</sup>	RxD	TxD	523kΩ	LOW	LOW	Hi-Z
Factory Mode 1	Boot_On	Chg FET Closed	DP_Host	DM_Host	301kΩ	HIGH	LOW	Hi-Z
Jig: USB	Boot_Off	Chg FET Closed	DP_Host	DM_Host	255kΩ	LOW	LOW	Hi-Z
Audio Type 1 <sup>(25)</sup>	Full Remote	(26)	Audio_R	Audio_L	1000kΩ	LOW	LOW	Hi-Z
Audio Type I	Send/End Remote	(26)	Audio_R	Audio_L	1002kΩ	LOW	LOW	Hi-Z

#### Notes:

- 25. The charger FET closes for factory-mode BOOT ON-UART or factory-mode BOOT OFF-UART if VBUS\_IN is valid only during the time when the cable is first plugged in or a new ID CON resistor is detected.
- 26. Audio-type device configuration is entered as part of the factory-mode flow shown in Figure 24 where the ID\_CON pin is not monitored for key presses and JIG remains LOW until the factory jig box is detached from the phone. MIC is not connected in this audio type case. Figure 24 provides the attach flow diagram for the JIG box accessory. If any of the factory modes is first entered and JIG=LOW; then and only then, can the ID\_CON resistor (1MΩ) dynamically switch to Audio Type 1 accessory without a cable detach. For the latter case, factory-mode Audio Type 1 accessory auto-configures the switches such that: Audio\_L = DM\_CON.
- 27. MIC is left unconnected.
- 28. The typical key sensing for Audio Type 1 accessories for wired remote is not active for this factory-mode test.




Figure 24. Factory Mode Flow




Figure 25. FACTORY Box Attach Timing (V<sub>BUS\_IN</sub> Valid)




Figure 26. FACTORY Box Attach Timing without V<sub>BUS IN</sub>

# 10. Reference Schematic




Figure 27. Reference Schematic

# 11. Layout Guidelines

# 11.1. PCB Layout Guidelines for High-Speed USB Signal Integrity

- Place FSA9280A as close to the USB controller as possible. Shorter traces mean less loss, less chance of picking up stray noise, and may radiate less EMI.
  - Keep the distance between the USB controller and the device less than one inch (< 1in).</li>
  - b) For best results, this distance should be <18mm. This keeps it less than one quarter (1/4) of the transmission electrical length.
- 2. Use an impedance calculator to ensure  $90\Omega$  differential impedance for DP\_COM/DM\_CON lines.
- 3. Select the best transmission line for the application.
  - For example, for a densely populated board, select an edge-coupled differential stripline.
- Minimize the use of vias and keep HS USB lines on same plane in the stack.
  - Vias are an interruption in the impedance of the transmission line and should be avoided.
  - b) Try to avoid routing schemes that generally force the use of at least two vias: one on each end to get the signal to and from the surface.
- 5. Cross lines, only if necessary, orthogonally to avoid noise coupling (traces running in parallel couple).
- If possible, separate HS USB lines with GND to improve isolation.
  - Routing GND, power, or components close to the transmission lines can create impedance discontinuities.
- Match transmission line pairs as much as possible to improve skew performance.
- Avoid sharp bends in PCB traces; a chamfer or rounding is generally preferred.
- Place decoupling for power pins as close to the device as possible.
  - a) Use low-ESR capacitors for decoupling if possible.
  - A tuned PI filter should be used to negate the effects of switching power supplies and other noise sources if needed.

# 11.2. Layout for GSM/TDMA Buzz Reduction

There are two possible mechanisms for TDMA/GSM noise to negatively impact the FSA9280A device's performance. The first is the result of large current draw by the phone transmitter during active signaling when the transmitter is at full or almost full power. With the phone transmitter dumping large amounts of current in the phone GND plane; it is possible for there to be temporary voltage excursions in the GND plane if not properly designed. This noise can be coupled back up through the GND plane into the FSA9280A device and, although the FSA9280A has very good isolation; if the GND noise amplitude is large enough, it can result in noise coupling to the V<sub>BUS\_IN/MIC</sub> pin. The second path for GSM noise is through electromagnetic coupling onto the signal lines themselves.

In most cases, the noise introduced as a result of this noise is on the  $V_{BAT}$  and/or GND supply rails. Following are recommendations for PCB board design that help address these two sources of TDMA/GSM noise.

- Provide a wide, low-impedance GND return path to both the FSA9280A and to the power amplifier that sources the phone transmit block.
- Provide separate GND connections to PCB GND plane for each device. Do not share GND return paths between devices.
- Add as large a decoupling capacitor as possible (≥1µF) between the V<sub>BAT</sub> pin and GND to shunt any power supply noise away from the FSA9280A. Also add decoupling capacitance at the PA (see the reference application schematic in Figure 27 for recommended decoupling capacitor values).
- 4. Add 33pF shunt capacitors on any PCB nodes with the potential to collect radiated energy from the phone transmitter. At a minimum, add these 33pF capacitors to the MIC pin (see Figure 27).
- 5. Add a series  $R_{\text{BAT}}$  resistor prior to the decoupling capacitor on the  $V_{\text{BAT}}$  pin to attenuate noise prior to reaching the FSA9280A.

# 11.3. V<sub>BUS OUT</sub> Load Timing Requirements

The FSA9280A includes over-current protection (OCP) used to protect the FSA9280A and any downstream devices from a high-current event. In addition, the FSA9280A has an inrush-limiting feature that helps protect against high-current transient currents during initial charger FET closure. For these two reasons, it is recommended that the system designer delay current draw >250mA from the FSA9280A  $V_{\text{BUS}\_\text{OUT}}$  pin until at least 10ms after  $V_{\text{BUS}\_\text{OUT}}$  is valid. Failure to observe this timing requirement could result in false OCP triggering and, in some cases, could result in the FSA9280A staying in OCP Mode until the load is removed and re-attached.

# 11.4. Systems with Multiple USB Controllers

Many phone platforms have separate full-speed and high-speed controllers; however, the FSA9280A only has one designated USB switch path. The FSA9280A high-speed USB path is only designed to allow one HS USB controller to be multiplexed on to the USB connector. To allow for multiple USB controllers on the USB port, it may be tempting to use one of Fairchild's existing USB switches to multiplex the HS and FS controllers onto the shared HS USB switch path of the FSA9280A, as illustrated in Figure 28. It is NOT recommended that the USB signals be multiplexed at the input the FSA9280A DP\_Host or DM\_Host pins for the following reasons:

- The FSA9280A employs a passive USB switch path. It does not buffer, amplify, or enhance the USB signal in any way. The FSA9280A is designed to have minimal impact on the HS USB eye performance; however, there is some limited reduction in signal amplitude and edge rate resulting from the inherent resistance and capacitance of the USB switch within the FSA9280A.
- Standard USB switches like the FSUSB42 are also passive and cannot improve a USB signal. They result in a slight degradation of the HS USB signal as well.
- When placed in series, as shown in Figure 28, the cumulative effect of the two series passive USB switches impacts the HS eye performance and could result in failure of the HS eye mask test per the USB 2.0 specification.
- When factoring in the additional routing required for the two switches in series and the additional signal path discontinuities introduced, the likelihood of eye degradation is increased.




Figure 28. NOT RECOMMENDED — Multiplexing High-Speed and Full-Speed USB onto the DP\_Host, DM\_Host

For the reasons outlined above, it is recommend that only the HS USB controller be connected to the FSA9280A DP\_Host and DM\_Host pins. The following solutions are recommended for those applications that require both a HS and FS USB controller. The FSA9280A must be used for all of these solutions since it has the available UART switch path. The HS USB signal is highly sensitive and should only be routed through the specially designed HS USB signal path of the FSA9280A. Conversely, the FS USB signal operates at much slower data rates, which makes it much more resilient to signal path discontinuities. FS USB only

operates at 12Mbps and has a full 3.6V swing, which makes it much less sensitive to capacitive loading. Compared to HS USB, FS USB has a large voltage swing, which makes it less sensitive to switch on resistance. Therefore, the FS USB signal can be alternately routed through the UART signal path. Figure 29 provides an alternative application diagram.




Figure 29. RECOMMENDED Configuration for Systems with High-Speed, Full-Speed, and UART

In every case where the FS USB path is not routed through the dedicated USB path of the FSA9280A, the phone designers must place the FSA9280A into manual mode to configure the switch path properly. On initial attachment of a USB accessory, the FSA9280A detects and auto-configures for USB, resulting in the DP\_Con and DM\_Con pins being connected to the DP\_Host and DM\_Host pins, respectively. In this configuration, the HS USB controller is automatically connected and no further action is needed by the baseband to send and receive data from the HS controller. For the application shown in Figure 29, the FSA9280A must be changed to manual mode to enable FS USB through the UART TxD and RxD switch paths. After initial USB detection and attach signaled by the FSA9280A, do the following:

- Write the hex value '1A' to the Control register (02h) (see Table 7. Register Map). This enables Manual Switch Mode and the FSA9280A automatically opens all switch paths, breaking the HS USB signal path and forcing the USB host to re-enumerate when the FS device is configured.
- To configure the FSA9280A switch paths such that the FS device is connected through the UART switch path, write the hex value '6Ch' into the Manual Switch register (13h) >125µs later to ensure enumeration. This connects the RxD and TxD to DP\_CON and DM\_CON, respectively.
- When FS USB data communication is complete, disable manual switch mode by writing '1E' back in to the Control register (02h).
- Configure the FSUSB42 input select back to the UART source to allow UART communication.

# **Physical Dimensions**




Figure 30. 20-Lead Ultrathin Molded Leadless Package (UMLP), 3 x 4 x 0.55mm, 0.5mm Pitch

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/. Please visit Fairchild Semiconductor's online packaging area for the most recent tape and reel specifications: <a href="http://www.fairchildsemi.com/packaging/3x4UMLP20">http://www.fairchildsemi.com/packaging/3x4UMLP20</a> TNR.pdf.

Part Number	Operating Temperature Range	Top Mark	Package		
FSA9280AUMX	-40 to +85°C	9280A	20-Lead Ultrathin Molded Leadless Package (UMLP), 3 x 4 x 0.55mm, 0.5 Pitch		





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

 2Cool™
 F-PFS™

 AccuPower™
 FRFET®

 AX-CAP™\*
 Global Power Resource®

 BitSiC™
 GreenBridge™

 Build it Now™
 Green FPS™

 CorePLUS™
 Green FPS™ e-Series™

 CorePLUS™
 Green FPS™ e

 CorePOWER™
 Gmax™

 CROSSVOLT™
 GTO™

 CTL™
 IntelliMAX™

 Current Transfer Logic™
 ISOPLANAR™

Current Transfer Logic™ ISOPLANAR™
DEUXPEED<sup>®</sup> Making Small Speakers Sound Louder

Dual Cool™ and Better™
EcoSPARK® MegaBuck™
EfficientMax™ MICROCOUPLER™
ESBC™ MicroFET™
MicroPak™
MicroPak™

Fairchild®

Fairchild Semiconductor®

FACT Quiet Series™

FACT®

FAST®

FastvCore™

FAST®

FAST®

OPTOLOGIC®

FORTBREACH™

OPTOLANAR®

PowerTrench® PowerXS™

Programmable Active Droop™ OFET®

QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM®
STEALTH™
SuperFET®
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SupreMOS®
SyncFET™
Sync-Lock™
GERERAL®\*

The Power Franchise

the Wer

franchise

TinyBoost™

TinyBuck™

TinyLogic®

TinyPopto™

TinyPower™

TinyPower™

TinyPwm™

TinyWire¬u

TranSic¬u

TriFault Detect¬u

TRUECURRENT®\*

µSerDes¬u

SerDes¬u

SerDes\*
UHC\*\*
Ultra FRFET\*\*
UniFET\*\*
VCX\*\*
VfsualMax\*\*
VoltagePlus\*\*
XS\*\*

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FlashWriter®\*

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are
  intended for surgical implant into the body or (b) support or sustain
  life, and (c) whose failure to perform when properly used in
  accordance with instructions for use provided in the labeling, can be
  reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Deminicion of Terms							
Datasheet Identification	Product Status	Definition					
		Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.					
		atasheet contains preliminary data; supplementary data will be published at a later date. Fairchild emiconductor reserves the right to make changes at any time without notice to improve design.					
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.					
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.					

Rev. 162