


OPTIREG™ linear TLE42644G

Low dropout fixed voltage regulator



Features

- Output voltage $5\text{ V} \pm 2\%$ up to output currents of 50 mA
- Output voltage $5\text{ V} \pm 3\%$ up to output currents of 100 mA
- Very low dropout voltage
- Very low current consumption: typ. 40 μA
- Output current limitation
- Reverse polarity protection
- Overtemperature shutdown
- Wide temperature range from -40°C up to $+150^\circ\text{C}$
- Suitable for use in automotive electronics
- Green Product (RoHS compliant)



Potential applications

General automotive applications.

Product validation

Qualified for automotive applications. Product validation according to AEC-Q100.

Description

The TLE42644G is a monolithic integrated low dropout fixed voltage regulator for load currents up to 100 mA. It is the 1-to-1 replacement product for the TLE4264-2G. It is functionally compatible to the TLE4264G, but has a reduced quiescent current of typ. 40 μA . The TLE42644G is especially designed for applications requiring very low standby currents, e.g. with a permanent connection to the car's battery. The device is available in the small surface mounted PG-SOT223-4 package and is pin compatible to the TLE4264-2G and the TLE4264G. The device is designed for the harsh environment of automotive applications. Therefore it is protected against overload, short-circuit and overtemperature conditions by the implemented output current limitation and the overtemperature shutdown circuit. The TLE42644G can be also used in all other applications requiring a stabilized 5 V voltage.

An input voltage up to 45 V is regulated to $V_{Q, \text{nom}} = 5\text{ V}$ with a precision of $\pm 3\%$. An accuracy of $\pm 2\%$ is achieved for load currents up to 50 mA.

| Type | Package | Marking |
|-----------|-------------|---------|
| TLE42644G | PG-SOT223-4 | 42644 |

Block diagram

1 Block diagram




Figure 1 Block diagram

Pin configuration

2 Pin configuration

2.1 Pin assignment PG-SOT223-4




Figure 2 Pin configuration (top view)

2.2 Pin definitions and functions PG-SOT223-4

| Pin no. | Symbol | Function |
|---------------|--------|---|
| 1 | I | Input Block to ground directly at the IC with a ceramic capacitor |
| 2 | GND | Ground |
| 3 | Q | Output Block to ground with a capacitor close to the IC terminals, respecting the values given for its capacitance and ESR in “Functional range” on Page 4 |
| 4 / Heat slug | GND | Ground / Heat slug Internally connected to leadframe and GND; connect to GND and heatsink area |

General product characteristics

3 General product characteristics

3.1 Absolute maximum ratings

Table 1 ¹⁾Absolute maximum ratings

$T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$; all voltages with respect to ground, (unless otherwise specified)

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|---------------------------|----------------------|--------|------|------|------------------|---|---------|
| | | Min. | Typ. | Max. | | | |
| Input I | | | | | | | |
| Voltage | V_I | -30 | – | 45 | V | – | P_4.1.1 |
| Output Q | | | | | | | |
| Voltage | V_Q | -0.3 | – | 32 | V | – | P_4.1.2 |
| Temperature | | | | | | | |
| Junction temperature | T_j | -40 | – | 150 | $^\circ\text{C}$ | – | P_4.1.3 |
| Storage temperature | T_{stg} | -50 | – | 150 | $^\circ\text{C}$ | – | P_4.1.4 |
| ESD susceptibility | | | | | | | |
| ESD absorption | $V_{\text{ESD,HBM}}$ | -3 | – | 3 | kV | ²⁾ Human body model (HBM) | P_4.1.5 |
| ESD absorption | $V_{\text{ESD,CDM}}$ | -1500 | – | 1500 | V | ³⁾ Charge device model (CDM) at all pins | P_4.1.6 |

1) not subject to production test, specified by design.

2) ESD susceptibility human body model “HBM” according to AEC-Q100-002 - JESD22-A114.

3) ESD susceptibility charged device model “CDM” according to ESDA STM5.3.1.

Notes

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the datasheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.

3.2 Functional range

Table 2 Functional range

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|---|--------|--------|------|------|---------------|------------------------|---------|
| | | Min. | Typ. | Max. | | | |
| Input voltage | V_I | 5.5 | – | 40 | V | – | P_4.2.1 |
| Output capacitor's requirements for stability | C_Q | 10 | – | – | μF | – | P_4.2.2 |

General product characteristics

Table 2 Functional range (cont'd)

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|---|------------|--------|------|------|--------------------|------------------------|---------|
| | | Min. | Typ. | Max. | | | |
| Output capacitor's requirements for stability | $ESR(C_Q)$ | – | – | 2 | Ω | ¹⁾ | P_4.2.3 |
| Junction temperature | T_j | -40 | – | 150 | $^{\circ}\text{C}$ | – | P_4.2.4 |

1) Relevant ESR value at $f = 10$ kHz.

Note: Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the Electrical Characteristics table.

3.3 Thermal resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Table 3 ¹⁾Thermal resistance

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|--------------------------------|------------|--------|------|------|------|---|---------|
| | | Min. | Typ. | Max. | | | |
| TLE42644G (PG-SOT223-4) | | | | | | | |
| Junction to case | R_{thJC} | – | 17 | – | K/W | measured to heat slug | P_4.3.1 |
| Junction to ambient | R_{thJA} | – | 54 | – | K/W | ²⁾ FR4 2s2p board | P_4.3.2 |
| Junction to ambient | R_{thJA} | – | 139 | – | K/W | ³⁾ FR4 1s0p board, footprint only | P_4.3.3 |
| Junction to ambient | R_{thJA} | – | 73 | – | K/W | ³⁾ FR4 1s0p board, 300 mm ² heatsink area | P_4.3.4 |
| Junction to ambient | R_{thJA} | – | 64 | – | K/W | ³⁾ FR4 1s0p board, 600 mm ² heatsink area | P_4.3.5 |

1) Not subject to production test, specified by design.

2) Specified R_{thJA} value is according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (chip and package) was simulated on a $76.2 \times 114.3 \times 1.5$ mm³ board with 2 inner copper layers (2×70 μm Cu, 2×35 μm Cu). Where applicable, a thermal via array under the exposed pad contacted the first inner copper layer.

3) Specified R_{thJA} value is according to JEDEC JESD 51-3 at natural convection on FR4 1s0p board; The product (chip and package) was simulated on a $76.2 \times 114.3 \times 1.5$ mm³ board with 1 copper layer (1×70 μm Cu).

Electrical characteristics

4 Electrical characteristics

4.1 Electrical characteristics voltage regulator

Table 4 Electrical characteristics

$V_I = 13.5\text{ V}$; $T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$; all voltages with respect to ground (unless otherwise specified)

| Parameter | Symbol | Values | | | Unit | Note or Test Condition | Number |
|---|--------------------|--------|------|------|------|--|----------|
| | | Min. | Typ. | Max. | | | |
| Output Q | | | | | | | |
| Output voltage | V_Q | 4.9 | 5.0 | 5.1 | V | $5\text{ mA} < I_Q < 50\text{ mA}$ $6\text{ V} < V_I < 16\text{ V}$ | P_5.1.1 |
| Output voltage | V_Q | 4.85 | 5.0 | 5.15 | V | $5\text{ mA} < I_Q < 100\text{ mA}$ $6\text{ V} < V_I < 21\text{ V}$ | P_5.1.2 |
| Output voltage at low output currents | V_Q | 4.80 | 5.0 | 5.20 | V | $100\ \mu\text{A} < I_Q < 5\text{ mA}$ $6\text{ V} < V_I < 21\text{ V}$ | P_5.1.3 |
| Dropout voltage | V_{dr} | – | 220 | 500 | mV | $I_Q = 100\text{ mA}$ ¹⁾ $V_{dr} = V_I - V_Q$ | P_5.1.4 |
| Load regulation | $\Delta V_{Q, lo}$ | – | 50 | 90 | mV | $I_Q = 1\text{ mA}$ to 100 mA $V_I = 13.5\text{ V}$ | P_5.1.5 |
| Line regulation | $\Delta V_{Q, li}$ | – | 5 | 30 | mV | $V_I = 6\text{ V}$ to 28 V $I_Q = 1\text{ mA}$ | P_5.1.6 |
| Output current limitation | I_Q | 150 | 200 | 500 | mA | ¹⁾ | P_5.1.7 |
| Power supply ripple rejection | $PSRR$ | – | 68 | – | dB | ²⁾ $f_r = 100\text{ Hz}$; $V_r = 0.5\text{ Vpp}$ | P_5.1.8 |
| Overtemperature shutdown threshold | $T_{j, sd}$ | 151 | – | 200 | °C | T_j increasing | P_5.1.9 |
| Overtemperature shutdown threshold hysteresis | $T_{j, sdh}$ | – | 25 | – | °C | T_j decreasing | P_5.1.10 |
| Current consumption | | | | | | | |
| Quiescent current $I_q = I_I - I_Q$ | I_q | – | 40 | 60 | μA | $I_Q = 100\ \mu\text{A}$, $T_j < 85^\circ\text{C}$ | P_5.1.11 |
| Quiescent current $I_q = I_I - I_Q$ | I_q | – | 40 | 70 | μA | $I_Q = 100\ \mu\text{A}$ | P_5.1.12 |
| Current consumption $I_q = I_I - I_Q$ | I_q | – | 1.7 | 4 | mA | $I_Q = 50\text{ mA}$ | P_5.1.13 |


1) Measured when the output voltage V_Q has dropped 100 mV from the nominal value obtained at $V_I = 13.5\text{ V}$.

2) Not subject to production test, specified by design.


Electrical characteristics

4.2 Typical performance characteristics voltage regulator


Current consumption I_q versus output current I_Q




Current consumption I_q versus low output current I_Q



Output voltage variation ΔV_Q versus junction temperature T_j




Dropout voltage V_{dr} versus output current I_Q




Electrical characteristics


Output voltage V_Q versus input voltage V_I



Maximum output current I_Q versus input voltage V_I



Region of stability: Output capacitor's ESR $ESR(C_Q)$ versus output current I_Q



Application information

5 Application information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

5.1 Application diagram




Figure 3 Application diagram

5.2 Selection of external components

5.2.1 Input pin

The typical input circuitry for a linear voltage regulator is shown in the application diagram above.

A ceramic capacitor at the input, in the range of 100 nF to 470 nF, is recommended to filter out the high frequency disturbances imposed by the line e.g. ISO pulses 3a/b. This capacitor must be placed very close to the input pin of the linear voltage regulator on the PCB.

An aluminum electrolytic capacitor in the range of 10 µF to 470 µF is recommended as an input buffer to smooth out high energy pulses, such as ISO pulse 2a. This capacitor should be placed close to the input pin of the linear voltage regulator on the PCB.

An overvoltage suppressor diode can be used to further suppress any high voltage beyond the maximum rating of the linear voltage regulator and protect the device against any damage due to overvoltage.

The external components at the input are not mandatory for the operation of the voltage regulator, but they are recommended in case of possible external disturbances.

Application information

5.2.2 Output pin

An output capacitor is mandatory for the stability of linear voltage regulators.

The requirement for the output capacitor is given in **“Functional range” on Page 4**. The graph **“Region of stability: Output capacitor’s ESR ESR(C_Q) versus output current I_Q” on Page 8** shows the stable operation range of the device.

TLE42644 is designed to be stable with extremely low ESR capacitors. According to the automotive environment, ceramic capacitors with X5R or X7R dielectrics are recommended.

The output capacitor should be placed as close as possible to the regulator’s output and GND pins and on the same side of the PCB as the regulator itself.

In case of rapid transients of input voltage or load current, the capacitance should be dimensioned accordingly, and verified in the real application that the output stability requirements are fulfilled.

5.3 Thermal considerations

Knowing the input voltage, the output voltage and the load profile of the application, the total power dissipation can be calculated:

$$P_D = (V_I - V_Q) I_Q + V_I I_q \quad (5.1)$$

with

- P_D : continuous power dissipation
- V_I : input voltage
- V_Q : output voltage
- I_Q : output current
- I_q : quiescent current

The maximum acceptable thermal resistance R_{thJA} can then be calculated:

$$R_{thJA, max} = \frac{T_{j, max} - T_a}{P_D} \quad (5.2)$$

with

- $T_{j, max}$: maximum allowed junction temperature
- T_a : ambient temperature

Based on the above calculation the proper PCB type and the necessary heat sink area can be determined with reference to the specification in **“Thermal resistance” on Page 5**.

Example

Application conditions:

$$V_I = 13.5 \text{ V}$$

$$V_Q = 5 \text{ V}$$

$$I_Q = 50 \text{ mA}$$

$$T_a = 105^\circ\text{C}$$

Application information

Calculation of $R_{thJA,max}$:

$$\begin{aligned} P_D &= (V_I - V_Q) \times I_Q + V_I \times I_q \\ &= (13.5 \text{ V} - 5 \text{ V}) \times 50 \text{ mA} + 13.5 \text{ V} \times 4 \text{ mA} \\ &= 0.425 \text{ W} + 0.054 \text{ W} \\ &= 0.479 \text{ W} \end{aligned}$$

$$\begin{aligned} R_{thJA,max} &= (T_{j,max} - T_a) / P_D \\ &= (150^\circ\text{C} - 105^\circ\text{C}) / 0.479 \text{ W} \\ &= 93.9 \text{ K/W} \end{aligned}$$

As a result, the PCB design must ensure a thermal resistance R_{thJA} lower than 93.9 K/W. By considering TLE42644G (PG-SOT223-4 package) and according to **“Thermal resistance” on Page 5**, at least 300 mm² of heatsink area is needed on the FR4 1s0p PCB, or the FR4 2s2p board can be used.

5.4 Reverse polarity protection

TLE42644 is self protected against reverse polarity faults and allows negative supply voltage. An external reverse polarity diode is not needed. However, the absolute maximum ratings of the device as specified in **“Absolute maximum ratings” on Page 4** must be respected.

The reverse voltage causes several small currents to flow into the IC, hence increasing its junction temperature. As the thermal shutdown circuitry does not work in the reverse polarity condition, designers have to consider this in their thermal design.

6 Package information




Figure 4 PG-SOT223-4¹⁾

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a Green Product. Green Products are RoHS compliant (Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Further information on packages

<https://www.infineon.com/packages>

1) Dimensions in mm

Revision history

7 Revision history

| Revision | Date | Changes |
|-----------------|-------------|--|
| 1.11 | 2023-08-02 | Updated layout, editorial changes |
| 1.1 | 2014-07-03 | Application information added |
| 1.01 | 2009-09-30 | Updated version data sheet; typing error corrected in Table 1 “Absolute maximum ratings” on Page 4 : In Voltage min. value corrected from “-42V” to “-30V” |
| 1.0 | 2009-06-26 | Initial version datasheet |

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2023-08-02

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2023 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference

Z8F52698688

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.