


HIGH-SLEW-RATE SINGLE-SUPPLY OPERATIONAL AMPLIFIER

FEATURES

- Qualified for Automotive Applications
- Wide Gain-Bandwidth Product: 4 MHz
- High Slew Rate: 13 V/μs
- Fast Settling Time: 1.1 μs to 0.1%
- Wide-Range Single-Supply Operation:
 - 4 V to 36 V
- Wide Input Common-Mode Range Includes Ground (V_{CC}-)
- Low Total Harmonic Distortion: 0.02%

- Large-Capacitance Drive Capability: 10,000 pF
- Output Short-Circuit Protection



DESCRIPTION/ORDERING INFORMATION

Quality, low-cost, bipolar fabrication with innovative design concepts is employed for the TL3472 operational amplifier. This device offers 4 MHz of gain-bandwidth product, $13\text{-V}/\mu\text{s}$ slew rate, and fast settling time, without the use of JFET device technology. Although the TL3472 can be operated from split supplies, it is particularly suited for single-supply operation because the common-mode input voltage range includes ground potential (V_{CC-}). With a Darlington transistor input stage, this device exhibits high input resistance, low input offset voltage, and high gain. The all-npn output stage, characterized by no dead-band crossover distortion and large output voltage swing, provides high-capacitance drive capability, excellent phase and gain margins, low open-loop high-frequency output impedance, and symmetrical source/sink ac frequency response. This low-cost amplifier is an alternative to the MC33072 and the MC34072 operational amplifiers.

ORDERING INFORMATION(1)

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 125°C	SOIC - D	Reel of 2500	TL3472QDRQ1	T3472Q	

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



SCHEMATIC (EACH AMPLIFIER)





ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

V_{CC+}	Supply voltage ⁽²⁾	18 V
V _{CC} -	Supply voltage -	–18 V
V_{ID}	Differential input voltage	±36 V
V_{I}	Input voltage (any input)	V _{CC±}
I_{l}	Input current (each input)	±1 mA
Io	Output current	±80 mA
	Total current into V _{CC+}	80 mA
	Total current out of V _{CC} _	80 mA
	Duration of short-circuit current at (or below) 25°C (3)	Unlimited
θ_{JA}	Package thermal impedance (4)(5)	97°C/W
T_{J}	Operating virtual junction temperature	150°C
	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C
T _{stg}	Storage temperature range	−65°C to 150°C

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
$V_{\text{CC}\pm}$	Supply voltage			36	V
V	Common mode input voltage	$V_{CC} = 5 V$	0	2.8	V
V _{IC}	Common-mode input voltage $V_{CC\pm} = \pm 15 \text{ V}$	-15	12.8	v	
T _A	Operating free-air temperature		-40	125	°C

All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-} . The output can be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can impact reliability. The package thermal impedance is calculated in accordance with JESD 51-7.



ELECTRICAL CHARACTERISTICS

at specified free-air temperature, $V_{CC\pm}$ = ±15 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A ⁽¹⁾	MIN	TYP ⁽²⁾	MAX	UNIT
			V _{CC} = 5 V	25°C		1.5	16	
V_{IO}	Input offset voltage	$V_{IC} = 0, V_{O} = 0, R_{S} = 50 \Omega$.45.1	25°C		1	17	mV
			$V_{CC} = \pm 15 \text{ V}$	Full range			22	
α_{VIO}	Temperature coefficient of input offset voltage	$V_{IC} = 0, V_O = 0, R_S = 50 \Omega$	V _{CC} = ±15 V	Full range		10		μV/°C
	Input offset current	$V_{IC} = 0, V_O = 0, R_S = 50 \Omega$ $V_{CC} = 30$	V 115 V	25°C		6	75	π Λ
I _{IO}			V _{CC} = ±15 V	Full range			300	nA
-	Input bias current	$V_{IC} = 0, V_{O} = 0, R_{S} = 50 \Omega$	V 145.V	25°C		100	500	nA
I _{IB}			$V_{CC} = \pm 15 \text{ V}$	Full range			700	
V	Common-mode input voltage range	$R_S = 50 \Omega$		25°C		-15 to 12.8		٧
V _{ICR}				Full range		-15 to 12.8		v
	High-level output voltage	$V_{CC+} = 5 \text{ V}, V_{CC-} = 0, R_L = 2 \text{ k}$	Ω	25°C	3.7	4		
V_{OH}		$R_{L} = 10 \text{ k}\Omega$ $R_{L} = 2 \text{ k}\Omega$		25°C	13.6	14		V
				Full range	13.4			
	Low-level output voltage	$V_{CC+} = 5 \text{ V}, V_{CC-} = 0, R_L = 2 \text{ k}$	Ω	25°C		0.1	0.3	
V_{OL}		$R_L = 10 \text{ k}\Omega$		25°C		-14.7	-14.3	٧
		$R_L = 2 k\Omega$		Full range			-13.5	
۸	Large-signal differential	$V_O = \pm 10 \text{ V}, R_L = 2 \text{ k}\Omega$		25°C	25	100		\//ma\/
A_{VD}	voltage amplification			Full range	20			V/mV
-	Short-circuit output current	Source: VID = 1 V, V _O = 0		0500	-10	-34		
los		Sink: $VID = -1 V$, $V_O = 0$		25°C	20	27		mA
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}(min), R_S = 50 \Omega$		25°C	65	97		dB
k _{SVR}	Supply-voltage rejection ratio $(\Delta V_{CC\pm}/\Delta V_{IO})$	$V_{CC\pm}$ = ±13.5 V to ±16.5 V, R_S = 100 Ω		25°C	70	97		dB
	Supply current (per channel)	V 0 No load	25°C		3.5	4.5		
I _{CC}		$V_O = 0$, No load		Full range		4.5	5.5	mA
		V _{CC+} = 5 V, V _O = 2.5 V, V _{CC-} =	0, No load	25°C		3.5	4.5	

⁽¹⁾ Full range $T_A = -40^{\circ}\text{C}$ to 125°C (2) All typical values are at $T_A = 25^{\circ}\text{C}$.



OPERATING CHARACTERISTICS


 $V_{CC\pm}=\pm15~V,~T_A=25^{\circ}C$

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT		
SR+	Positive slew rate	V_{I} = -10 V to 10 V, R_{L} = 2 k Ω , C_{L} = 300 pF	A _V = 1	8	10		V/μs	
SR-	Negative slew rate	$V_I = -10 \text{ V to } 10 \text{ V}, \text{ R}_L = 2 \text{ k}\Omega, \\ C_L = 300 \text{ pF}$	A _V = -1		13		V/μs	
	Settling time	$A_{VD} = -1$, 10-V step	To 0.1%		1.1		μs	
t _s		$A_{VD} = -1$, 10-v step	To 0.01%		2.2			
V _n	Equivalent input noise voltage	$f = 1 \text{ kHz}, R_S = 100 \Omega$			49		nV/√ Hz	
In	Equivalent input noise current	f = 1 kHz			0.22		pA/√ Hz	
THD	THD Total harmonic distortion $V_{O(PP)} = 2 \text{ V to } 20 \text{ V}, R_L = 2 \text{ k}\Omega, A_{VD} = 10, f = 10 \text{ kHz}$				0.02		%	
GBW	Gain-bandwidth product	f =100 kHz			4		MHz	
BW	V Power bandwidth $V_{O(PP)} = 20$ V, $R_L = 2$ kΩ, $A_{VD} = 1$, THD = 5.0%				160		kHz	
4	Phase margin	$R_1 = 2 k\Omega$	$C_L = 0$		70		doa	
φ _m		n _L = 2 KΩ	$C_L = 300 pF$		50		deg	
	Gain margin	D 0k0	C _L = 0		12		٩D	
		$R_L = 2 k\Omega$	C _L = 300 pF		4		dB	
ri	Differential input resistance	V _{IC} = 0			150		МΩ	
Ci	Input capacitance $V_{IC} = 0$			2.5		pF		
	Channel separation	f = 10 kHz			101		dB	
Z _O	Open-loop output impedance	npedance $f = 1 \text{ MHz}, A_V = 1$			20		Ω	

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated