

TS652

DIFFERENTIAL VARIABLE GAIN AMPLIFIER

- LOW NOISE : 4.6nV/√Hz
- LOW DISTORTION
- HIGH SLEW RATE : 90V/µs
- WIDE BANDWIDTH : 52MHz @ -3dB & 18dB gain
- GAIN PROGRAMMABLE from -9dB to +30dB with 3dB STEPS
- POWER DOWN FUNCTION

DESCRIPTION

The TS652 is a differential digitally controled variable gain amplifier featuring a high slew rate of $90V/\mu s$, a large bandwidth, a very low distortion and a very low current and voltage noise.

The gain can be set from -9dB to +30dB through a 4bit digital word, with 3dB steps.

The gain monotonicity is guaranteed by design.

This device is particularly intended for applications such as preamplification in telecommunication systems using multiple carriers.

APPLICATION

Preamplifier and automatic gain control for Assymet, c Orgital Subscriber Line (ADSL).


ORD.FR CODE

X	Part Number	Temperature Range	Package
	Fait Nulliber	Temperature Kange	D
	TS652ID	-40, +85°C	•

D = Small Outline Package (SO) - also available in Tape & Reel (DT)



PIN CONNECTIONS (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage ¹⁾	14	V
Vi	Input Voltage ²⁾	0 to 14	V
T _{oper}	Operating Free Air Temperature Range TS652ID	-40 to + 85	°C
T _{std}	Storage Temperature	-65 to +150	°C
Тj	Maximum Junction Temperature	150	°C
R _{thjc}	Thermal Resistance Junction to Case	22	°C/W
R _{thja}	Thermal Resistance Junction to Ambiante Area	125	°C/W
	Output Short Circuit Duration	Infinite	

1. All voltages values are with respect to network terminal.

2. The magnitude of input and output voltages must never exceed V_CC +0.3V.

OPERATING CONDITIONS

	Symbol	Parameter	Value	Uni
V _{icm} Common Mode Input Voltage V _{CC} /2 V	V _{CC}	Supply Voltage	5 to 12 🖕	5V
obsolete Product(s) - Obsolete Products	V _{icm}	Common Mode Input Voltage	V _{CC} /2	V
p50.	v icm	ete Production of the second sec	olete	
	50			

Symbol	Parameter	Test Condition	Min.	Тур.	Max	Unit
DC PERI	FORMANCE	·			•	•
Vi	Voltage on the Input Pin			0		V
I _{CC}	Total Supply Current	No load, $V_{out} = 0$		28		mA
ΔV_{OFFSET}	Differential Input Offset Voltage	$V_{in} = 0, A_V = 30 dB$			6	mV
SVR	Supply Voltage Rejection Ratio	$A_V = 0 dB$	50	80		dB
POWER	DOWN MODE	•				
V _{pdw}	Thershold Voltage for Power	Low Level		0	0.8	V
v pdw	Down Mode (high level active)	High Level	2	3.3		V
I _{ccpdw}	Power Down Total Consumption				150	μA
Z _{out}	Power Down Output Impedance	Power Down Mode	100kΩ	150kΩ//5pF		
AC PERI	FORMANCE					
Z _{in}	Input Impedance			100kΩ//5pF		
V _{OH}	High Level Output Voltage R _L connected to GND	$R_L = 500\Omega$	4	4.5		V
V _{OL}	Low Level Output Voltage R _L connected to GND	$R_L = 500\Omega$		-4.5	-4	V
A _V	Voltage Gain	F= 1MHz	-9		30	dB
Λ_V	Gain monotonicity guaranteed by	/ design	-9		30	uВ
P _{AV}	Precision of the Voltage Gain	F= 1MHz	-1		1	dB
A _{vstep}	Step Value	F= 1MHz	2.4	3	3.6	dB
A_{vmin}	Gain Mismatch between Both Channels	F= 1MHz		212	1	dB
		$A_V = -9dB$	55	110	200	
B _w	Bandwidth @ -3dB R ₁ = 500Ω	$A_V = 0 dB$	32	69	132	MHz
Dw	$C_L = 15 pF$	$A_V = +18 dB$	26	52	100	1011 12
		A _V = +30dB	10	18	36	
R _{bw}	Bandwidth Roll-off	$A_V = +30$ dB, F = 1MHz		0.08		dB
I _o	Bandwidth @ -3dB	Source	17	28		mA
	$R_L = 500\Omega, C_L = 15pF$	Sink	17	22		
SR	Slew Rate (gain independent)	V _o = 2Vpeak	50	100		V/µs
-	ND DISTORTION			· -		
in	Equivalent Input Noise Current	F = 100kHz		1.5		pA/√Hz
en	Equivalent Input Noise Voltage	$F = 100 \text{kHz}$ $A_V = 30 \text{dB}$		4.6		nV/√Hz
	Ple	1Vpeak, F = 150kHz, A _V = +30dB, R _L = 500 Ω //15pF				
THD30	Harmonic Distorsion	H2		-70		dBc
THEOD		H3		-93		ub0
~ 0		H4		-98		
5		H5		-99		
		$V_{out} = 1$ Vpeak, $A_V = +30$ dB				
	Third Order Intermodulation	$R_L = 500\Omega//15pF$		77		
IM3	Product	@ 80kHz @ 380kHz		-77 -85		dBc
	F1 = 180kHz, F2 = 280kHz	@640kHz		-86		
		@740kHz		-80		
		$V_{out} = 1$ Vpeak, $A_V = +30$ dB		01		
		$R_{\rm L} = 500\Omega / / 15 pF$				
11.40	Third Order Intermodulation Product	@ 60kHz		-77		
IM3		@ 90kHz		-79		dBc
	F1 = 70kHz, F2 = 80kHz	@220kHz		-83		1
		@230kHz		-84		1

ELECTRICAL CHARACTERISTICS. $V_{CC} = \pm 6$ Volts, $T_{amb} = 25^{\circ}C$ (unless otherwise specified).

A7/

DIGITAL INPUTS

Symbol	Parameter	Min.	Тур.	Max.	Unit
GC1, GC2, GC3	Low Level		0	0.8	V
and GC4	High Level	2	3.3		v

SIMPLIFIED SCHEMATIC

The TS652 consists of two independent channels.


Each channel has two stages. The first is a very low noise digitally controlled variable gain amplifier (range 0 to 18dB).

The TS652 features a high input impedance and a low noise current. To minimize the overall noise figure, the source impedance must be less than $3k\Omega$.


This value gives an equal contribution of voltage and current noises.

The second stage is a gain/attenuation stage (+12dB to -9dB) featuring a low output impedance.

This output stage can drive loads as low as 500Ω .



POWER DOWN MODE POSITION



4/9

BANDWIDTH

The small signal bandwidth is almost constant for gains between +18dB to 0dB and is in the order of 52MHz to 70MHz respectively. For 30dB gain the bandwidth is around 18MHz.

The power bandwidth is typically equal to 30MHz for 2V peak to peak signals.

MAXIMUM INPUT LEVEL

The input level must not exceed the following values :

negative peak value: must be greater than -V_{cc} + 1.5V

positive peak value: must be less than +V_{cc} - 1.5V

For example, if a $\pm 6V$ power supply is used, the input signal can swing between -4.5V and +4.5V.

These values are due to common mode input range limitations of the input stage of the first amplifier.

Some other limitations may occur, due to the slew rate of the first operational amplifier (typically in the order of $300V/\mu s$). This means that the maximum input signal decreases at high frequency.


SINGLE SUPPLY OPERATION

The incoming signal is AC coupled to the inputs.

The TS652 can be used either with a dual or a single supply. If a single supply is used, the inputs are biased to the mid supply voltage (+V_{CC/2}). This bias network must be carefully designed, in order to reject any noise present on the supply rail.

The AGND pin (9) must be connected to +V_{CC/2}. The bias current of the second stage (inverting structure) is 8µA for both amplifiers. A resistor divider structure can be used. Two resistances should be chosen by considering 8µA as the 1% of the total current through these resistances. For a single +12V supply voltage, two resistances of 7.5k Ω can be used. The differential input consists of a high pass circuit, formed by the 1µF capacitor and a 1k Ω resistance and gives a break frequency of 160Hz.

SINGLE +12V SUPPLY OF THE TS652



TS652

GAIN CONTROL

Digital Control GC4GC1 MSB LSB	Total Gain (dB)	First Stage Gain (dB)	Second Stage Gain (dB)	Maximum Input Level	Bandwidth Small Signal	Eq. Input Noise (nV/√Hz)
\$0000	-9	0	-9	2.8Vrms	110mHZ	29
\$0001	-6	0	-6	2.8Vrms	100MHz	26
\$0010	-3	0	-3	2.8Vrms	85MHz	23
\$0011	0	0	0	2.8Vrms	69MHz	22
\$0100	3	3	0	2Vrms	63MHz	16
\$0101	6	6	0	1.4Vrms	58MHz	12
\$0110	9	9	0	1Vrms	56MHz	9
\$0111	12	12	0	0.7Vrms	55MHz	7
\$1000	15	15	0	0.5Vrms	54MHz	6
\$1001	18	18	0	0.35Vrms	52MHz	4.8
\$1010	21	21	3	0.25Vrms	42MHz	4.7
\$1011	24	24	6	175mVrms	30MHz	4.7
\$1100	27	27	9	125mVrms	24MHz	4.6
\$1101	30	30	12	88mVrms	18MHz	4.6
\$1110	30	30	12	88mVrms	18MHz	4.6
\$1111	30	30	12	88mVrms	18MHz	4.6


The gain and the power down mode is programmed with a 4 bit digital word :


The gain is the same for both channels. The digital inputs are CMOS compatible. The supply voltage of the logic decoder used to transcode the digital word can be either 3.3V or 5V or V_{CC}.


obsolete Production

Negative & Positive Slew Rate vs Gain


Closed Loop Gain vs Frequency









Bandwidth vs Gain



Equivalent Input Voltage Noise vs Gain




Gain Switching (+30dB to +9dB)



measurement conditions: Vcc=±6V, Rload=500Ω, Tamb=25°C


57


Output/Input Isolation in Power Down Mode vs Frequency




3rd Order Intermodulation

(2 tones : 180kHz and 280kHz)









measurement conditions: Vcc=±6V, Rload=500Ω, Tamb=25°C

obsolete Product(s)

0.020

0.050

0.300

0.344

0.244

0.157


0.208

0.050

0.027

PACKAGE MECHANICAL DATA

14 PINS - PLASTIC MICROPACKAGE (SO)



8° (max.) Note : (1) D and F do not include mold flash or protrusions - Mold flash or protrusions shall not exceed 0.15mm (.066 inc) ONLY FOR DATA BOOK.

8.75

6.2

4.0

5.3

1.27

0.68

45° (typ.)

0.336

0.228

0.150

0.181

0.020

0.5

1.27

7.62

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco

Singapore - Spain - Sweden - Switzerland - United Kingdom

© http://www.st.com



С

c1

D(1)

Е

е

e3 F(1)

G

L Μ

S

8.55

5.8

3.8

4.6

0.5