843441-150 PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017

General Description

The 843441 is a low jitter, high performance clock generator. The 843441 is designed for use in applications using the SAS and SATA interconnect. The 843441 uses an external, 25MHz, parallel resonant crystal to generate four selectable output frequencies: 75MHz, 100MHz, 150MHz, and 300MHz. This silicon based approach provides excellent frequency stability and reliability. The 843441 features down and center spread spectrum (SSC) clocking techniques.

Additional Ordering Information

Features

- **•** Designed for use in SAS, SAS-2, and SATA systems
- **•** Center (±0.33%) Spread Spectrum Clocking (SSC)
- **•** Down (-0.30% or -0.60%) SSC
- **•** Better frequency stability than SAW oscillators
- **•** One differential 3.3V LVPECL output
- **•** Crystal oscillator interface designed for 25MHz $(C_L = 18pF)$ frequency
- **•** External fundamental crystal frequency ensures high reliability and low aging
- **•** Selectable output frequencies: 75MHz, 100MHz, 150MHz, 300MHz
- **•** Output frequency is tunable with external capacitors
- **•** RMS phase jitter: 1.33ps (typical)
- **•** 3.3V operating supply
- **•** 0°C to 70°C ambient operating temperature
- **•** Industrial temperature available upon request
- **•** Available in lead-free (RoHS 6) package
- **•** 843441-150 Functional replacement part use 8T49N242i

©2016 Integrated Device Technology, Inc 1 June 30, 2016

Table 1A. Pin Descriptions (SOIC Package)

NOTE: Pullup/Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 1B. Pin Descriptions (TSSOP Package)

NOTE: Pullup/Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Function Tables

Table 3A. SSC_SEL[1:0] Function Table

Table 3B. F_SEL[1:0] Function Table

Table 3B applicable only for 16 Lead TSSOP package.

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = 0^{\circ}C$ to 70°C

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$ **,** $V_{EE} = 0V$ **,** $T_A = 0^{\circ}C$ **to 70°C**

Table 4C. LVPECL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = 0^{\circ}C$ to 70°C

NOTE 1: Output termination with 50 Ω to V_{CC} – 2V.

AC Electrical Characteristics

Table 5. AC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = 0^{\circ}C$ to 70°C

NOTE: Using a 25MHz, 18pF quartz crystal.

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Please refer to the Phase Noise plots.

NOTE 2: Refer to Application Section for peak-to-peak jitter calculations.

NOTE 3: Tested per JEDEC 65B.

Typical Phase Noise at 100MHz

Offset Frequency (Hz)

Parameter Measurement Information

3.3V LVPECL Output Load AC Test Circuit

Output Rise/Fall Time

Cycle-to-Cycle Jitter

RMS Phase Jitter

Output Duty Cycle/Pulse Width/Period

RMS Period Jitter, Peak-to-Peak

Applications Information

Recommendations for Unused Input Pins

Inputs:

LVCMOS Control Pins

All control pins have internal pullups and pulldowns; additional resistance is not required but can be added for additional protection. A 1k Ω resistor can be used.

Overdriving the XTAL Interface

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in Figure 1A. The XTAL_OUT pin can be left floating. The maximum amplitude of the input signal should not exceed 2V and the input edge rate can be as slow as 10ns. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100 Ω . This can also be accomplished by removing R1 and making R2 50 Ω . By overdriving the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.

Figure 1B. General Diagram for LVPECL Driver to XTAL Input Interface

Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω

Figure 2A. 3.3V LVPECL Output Termination Figure 2B. 3.3V LVPECL Output Termination

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 2A and 2B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.

Schematic Example

Figure 3 shows an example of 843441 application schematic. In this example, the device is operated at $V_{CC} = 3.3V$. An 18pF parallel resonant 25MHz crystal is used. The load capacitance C1 = 27pF and C2 = 27pF are recommended for frequency accuracy. Depending on the parasitics of the printed circuit board layout, these values might require a slight adjustment to optimize the frequency accuracy. Crystals with other load capacitance specifications can be used. This will required adjusting C1 and C2.

As with any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 843441 provides separate power supplies to isolate noise from coupling into the internal PLL. In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1µF capacitor in each power pin filter should be placed on the device side of the PCB and the other components can be placed on the opposite side.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz. If a specific frequency noise component is known, such as switching power supply frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitances in the local area of all devices.

The schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set.

Figure 3. 843441 Schematic Example

Peak-to-Peak Jitter Calculations

A standard deviation of a statistical population or data set is the square root of its variance. A standard deviation is used to calculate the probability of an anomaly or to predict a failure. Many times, the term "root mean square" (RMS) is used synonymously for standard deviation. This is accurate when referring to the square root of the mean squared deviation of a signal from a given baseline and the data set contains a Gaussian distribution with no deterministic components. A low standard deviation indicates that the data set tends to be close to the mean with little variation. A large standard deviation indicates that the data set is spread out and has a large variation from the mean.

A standard deviation is required when calculating peak-to-peak jitter. Since true peak-to-peak jitter is random and unbounded, it is important to always associate a bit error ratio (BER) when specifying a peak-to-peak jitter limit. Without it, the specification is meaningless. Given that a BER is application specific, many frequency timing devices specify jitter as an RMS. This allows the peak-to-peak jitter to be calculated for the specific application and

┑

 BER requirement. Because a standard deviation is the variation from the mean of the data set, it is important to always calculate the peak-to-peak jitter using the typical RMS value.

The table shows the BER with its appropriate RMS Multiplier. Once the BER is chosen, the peak to peak jitter can be calculated by simply multiplying the RMS multiplier with the typical RMS datasheet specification. For example, if a 10^{-12} BER is required, multiply 14.260 times the typical jitter specification.

Jitter (peak-to-peak) = RMS Multiplier x RMS (typical)

This calculation is not specific to one type of Jitter classification. It can be used to calculate BER on various types of RMS jitter. It is important that the user understands their jitter requirement to ensure they are calculating the correct BER for their jitter requirement.

Power Considerations

This section provides information on power dissipation and junction temperature for the 843441. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 843441 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core) $_{MAX}$ = V_{CC_MAX} * I_{EE_MAX} = 3.465V * 66mA = 228.69mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair

Total Power_{$-MAX$} (3.465V, with all outputs switching) = 228.69mW + 30mW = 258.69mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

 Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{l} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 96°C/W per Table 6B below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 70° C + 0.259W * 96°C/W = 94.864°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6A. Thermal Resistance θ_{JA} for 16 Lead TSSOP, Forced Convection

Table 6B. Thermal Resistance θ_{JA} for 8 Lead SOIC, Forced Convection

3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 4.

Figure 4. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50 Ω load, and a termination voltage of V_{CC} – 2V.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{CC_MAX} 0.9V$ $(V_{CC~MAX} - V_{OH~MAX}) = 0.9V$
- \bullet For logic low, $\rm V_{OUT}$ = $\rm V_{OL_MAX}$ = $\rm V_{CC_MAX}$ $-$ 1.7V $(V_{\text{CC_MAX}} - V_{\text{OL}_\text{MAX}}) = 1.7$ V

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

Pd_H = [(V_{OH_MAX} – (V_{CC_MAX} – 2V))/R_L] * (V_{CC_MAX} – V_{OH_MAX}) = [(2V – (V_{CC_MAX} – V_{OH_MAX}))/R_L] * (V_{CC_MAX} – V_{OH_MAX}) = $[(2V – 0.9V)/50 Ω] * 0.9V = 19.8mW$

Pd_L = [(V_{OL_MAX} – (V_{CC_MAX} – 2V))/R_L] * (V_{CC_MAX} – V_{OL_MAX}) = [(2V – (V_{CC_MAX} – V_{OL_MAX}))/R_{L]} * (V_{CC_MAX} – V_{OL_MAX}) = $[(2V – 1.7V)/50 Ω] * 1.7V = 10.2mW$

Total Power Dissipation per output pair = Pd_H + Pd_L = **30mW**

Reliability Information

Table 7A. θ_{JA} vs. Air Flow Table for a 16 Lead TSSOP

Table 7B. θ_{JA} vs. Air Flow Table for a 8 Lead SOIC

Transistor Count

The transistor count for 843441 is: 6303

Package Outline and Package Dimensions

Package Outline - G Suffix for 16-Lead TSSOP

Table 8A. Package Dimensions for 16 Lead TSSOP

All Dimensions in Millimeters		
Symbol	Minimum	Maximum
N	$\overline{16}$	
A		1.20
A ₁	0.05	0.15
А2	0.80	1.05
b	0.19	0.30
C	0.09	0.20
D	4.90	5.10
E	6.40 Basic	
E1	4.30	4.50
е	0.65 Basic	
L	0.45	0.75
α	$\overline{0^{\circ}}$	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153

Package Outline - M Suffix for 8 Lead SOIC

Table 8B. Package Dimensions for 8 Lead SOIC

Reference Document: JEDEC Publication 95, MS-012

Ordering Information

Table 9. Ordering Information

Revision History Sheet

Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA <www.IDT.com>

Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 <www.IDT.com/go/sales>

Tech Support [www.idt.com/go/support](www.IDT.com/go/support)

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein
is provided wit or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

[Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of](www.IDT.com/go/glossary) [IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit](www.IDT.com/go/glossary) www.idt.com/go/glossary. Integrated Device Technology, Inc. All rights reserved.