# Single-Phase Voltage Regulator with SVID Interface for Computing Applications

## **High Switching Frequency, High Efficiency, Integrated Power MOSFETs**

The NCP81251, a single−phase synchronous buck regulator, integrates power MOSFETs to provide a high−efficiency and compact−footprint power management solution for new generation computing CPUs. The device is able to deliver up to 14 A TDC output current on an adjustable output with SVID interface. Operating in high switching frequency up to 1.2 MHz allows employing small size inductors and capacitors while maintaining high efficiency due to integrated solution with high performance power MOSFETs. Current−mode RPM control with feedforward from both input power supply and output voltage ensures stable operation over wide operation condition. The NCP81251 is in a QFN48 6 x 6 mm package.

#### **Features**

- Meets Intel<sup>®</sup> Server Specifications
- 5 V to 20 V Input Voltage Range
- 1.0 V/1.1 V Fixed Boot Voltage
- Adjustable Output Voltage with SVID Interface
- Integrated Gate Driver and Power MOSFETs
- Up to 14 A TDC Output Current
- 500 kHz ~ 1.2 MHz Switching Frequency
- Current−Mode RPM Control
- Programmable SVID Address and ICCMax
- Adaptive Voltage Positioning (AVP)
- Programmable DVID Feed−Forward to Support Fast DVID
- Feedforward Operation for Input Supply Voltage and Output Voltage
- Output Over−Voltage and Under−Voltage Protections
- External Current Limitation Programming with Inductor Current Sense
- QFN48, 6 x 6 mm, 0.4 mm Pitch Package
- This is a Pb−Free Device

#### **Typical Applications**

• Server Applications



### **ON Semiconductor®**

**[www.onsemi.com]( http://www.onsemi.com/)**



#### **ORDERING INFORMATION**



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.



**Figure 2. Typical Application Circuit**



#### **Table 1. PIN DESCRIPTION**



#### **Table 2. MAXIMUM RATINGS**



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Latch up Current per JEDEC standard: JESD78 class II.

2. The thermal resistance values are dependent of the internal losses split between devices and the PCB heat dissipation. This data is based on a typical operation condition with a 4−layer FR−4 PCB board, which has two, 1−ounce copper internal power and ground planes and 2−ounce copper traces on top and bottom layers with approximately 80% copper coverage. No airflow and no heat sink applied (reference EIA/JEDEC 51.7). It also does not account for other heat sources that may be present on the PCB next to the device in question (such as inductors, resistors etc.)

3. The maximum power dissipation (PD) is dependent on input voltage, output voltage, output current, external components selected, and PCB layout. The reference data is obtained based on  $T_{JMAX} = 125^{\circ}C$  and  $R_{\theta JA} = 21.8^{\circ}C/W$ .

4. Moisture Sensitivity Level (MSL): 3 per IPC/JEDEC standard: J−STD−020D.1.

<span id="page-5-0"></span>



[5.](#page-8-0) Guaranteed by design, not tested in production.

[6.](#page-8-0)  $T_J = 25^{\circ}C$ .





[5.](#page-8-0) Guaranteed by design, not tested in production.

[6.](#page-8-0)  $T_J = 25^{\circ}C$ .





[5.](#page-8-0) Guaranteed by design, not tested in production.

[6.](#page-8-0)  $T_J = 25^{\circ}C$ .

<span id="page-8-0"></span>



5. Guaranteed by design, not tested in production.

6.  $T_J = 25^{\circ}C$ .

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.



NOTE: Timing is referenced to the 90% and 10% points, unless otherwise noted.

#### **Figure 4. Timing Diagram of Gate Drivers**



#### **Table 4. STATE TRUTH TABLE**

#### **DETAILED DESCRIPTION**

#### **General**

The NCP81251, a single−phase synchronous buck regulator, integrates power MOSFETs to provide a high−efficiency and compact−footprint power management solution for new generation computing CPUs. The device is able to deliver up to 14 A TDC output current on an adjustable output with SVID interface. Operating in high switching frequency up to 1.2 MHz allows employing small size inductors and capacitors while maintaining high efficiency due to integrated solution with high performance power MOSFETs. Current−mode RPM control with feedforward from both input power supply and output voltage ensures stable operation over wide operation condition.

#### **Current−Mode RPM Operation**

The NCP81251 operates with the current−mode Ramp−Pulse−Modulation (RPM) scheme in PS0/1/2/3 operation modes. In forced CCM mode, the inductor current is always continuous and the device operates in quasi−fixed switching frequency, which has a typical value programmed by users through a resistor at pin FREQ. In auto CCM/DCM mode, the inductor current is continuous and the device operates in quasi−fixed switching frequency in medium and heavy load range, while the inductor current becomes discontinuous and the device automatically operates in PFM mode with an adaptive fixed on time and variable switching frequency in light load range.

#### **Serial VID interface (SVID)**

The NCP81251 supports Intel serial VID interface. It communicates with the microprocessor through three wires (SCLK, SDIO, ALERT#). For NCP81251, VID code change rate is controlled by the SVID interface with three options. Information regarding SVID interface can be obtained from Intel.

#### **Boot Voltage and SVID Address**

Table 5 shows two boot voltage options of 1.0 V and 1.1 V programmed by an external 1% resistor Rvboot from Vboot pin to GND, which programs SVID address as well. Both Vboot voltage and SVID address are set on power up and cannot be changed after the initial power up sequence is complete.

#### **Table 5. BOOT VOLTAGE AND SVID ADDRESS CONFIGURATION**



#### **Switching Frequency**

Switching frequency is programmed by a resistor R<sub>FREO</sub> to ground at the FREQ pin. The typical frequency range is from 500 kHz to 1.2 MHz. The FREQ pin provides approximately 2 V out and the source current is mirrored into the internal ramp generator. The switching frequency can be found in Figure 5 with a given  $R_{\text{FRED}}$ . The frequency

shown in Figure 5 is under condition of 10 A output current at  $VID = 1$  V. The frequency has a variation over VID voltage and loading current, which maintains similar output ripple voltage over different operation condition. Figure 6 shows frequency variations over the VID voltage range.



**Figure 5. Switching Frequency vs. RFREQ**





#### **Remote Voltage Sense**

A high performance differential amplifier is provided to accurately sense the output voltage of the regulator. The VSP and VSN inputs should be connected to the regulator's output voltage sense points. The output (DIFOUT) of the remote sense amplifier is a sum of the error voltage (between the output VSP−VSN and the DAC), a load−line voltage VDROOP, and a 1.3 V DC bias.

 ${\rm V}_{\text{\small{DIFOUT}}} = \left( {\rm V}_{\text{\small{VSP}}} - {\rm V}_{\text{\small{VSN}}} \right) + \left( 1.3 \, {\rm V} - {\rm V}_{\text{\small{DAC}}} \right) + {\rm V}_{\text{\small{-}DROOP}}.$ 

The VDROOP voltage is a half of the voltage difference between the CSCOMP pin and the CSREF pin.

$$
V_{DROOP} = V_{CS} = V_{CSREF} - V_{CSCOMP}
$$
 (eq. 2)

The DIFOUT signal then goes through a compensation network and into the inverting input (FB pin) of an error amplifier. The non−inverting input of the error amplifier is connected to the same 1.3 V used for the differential sense amplifier output bias.



**Figure 7. Differential Current−Sense Circuit Diagram**

#### **Differential Current Sense**

The differential current−sense circuit diagram is shown in Figure 7. An internally−used voltage signal Vcs, representing the inductor current level, is the voltage difference between CSREF and CSCOMP. The output side of the inductor is used to create a low impedance virtual ground. The current−sense amplifier actively filters and gains up the voltage applied across the inductor to recover the voltage drop across the inductor's DC resistance (DCR). RCS\_NTC is placed close to the inductor to sense the temperature. This allows the filter time constant and gain to be a function of the Rth\_NTC resistor and compensate for the change in the DCR with temperature. The DC gain in the current sensing loop is

$$
G_{CS} = \frac{V_{CS}}{V_{DCR}} = \frac{V_{CSREF} - V_{CSCOMP}}{I_{OUT} \cdot DCR} = \frac{R_{CS}}{R_{CS3}}
$$
 (eq. 3)

Where

$$
R_{CS} = R_{CS2} + \frac{R_{CS1} \cdot R_{CS\_NTC}}{R_{CS1} + R_{CS\_NTC}}
$$
 (eq. 4)

The values of Rcs1 and Rcs2 are set based on a 220k NTC thermistor and the temperature effect of the inductor and thus usually they should not need to be changed. The gain Gcs can be adjusted by the value change of the Rcs3 resistor. The internal Vcs voltage should be set to the output voltage droop in applications with a DC load line requirement.

In order to recover the inductor DCR voltage drop current signal, the pole frequency in the CSCOMP filter should be set equal to the zero from the output inductor, that means

$$
C_{CS1} + C_{CS2} = \frac{L}{DCR \cdot R_{CS}}
$$
 (eq. 5)

Ccs1 and Ccs2 are in parallel to allow for a fine tuning of the time constant using commonly available values. In applications with a droop voltage  $V_{DROOP}$ , the DC load line LL can be obtained by

$$
LL = \frac{V_{DROOP}}{I_{OUT}} = \frac{(V_{CSREF} - V_{CSCOMP})}{I_{OUT}}
$$
  
=  $\frac{R_{CS}}{R_{CS3}}$  · DCR (eq. 6)

#### **Over Current Protection**

The NCP81251 provides two different types of current limit protection. Current limits are programmed with a resistor RILIM between the CSCOMP pin and the ILIM pin. The current from the ILIM pin to this resistor is then compared to two internal currents (10  $\mu$ A and 15  $\mu$ A) corresponding to two different current limit thresholds ILIM and ILIM\_Fast (150% of ILIM level). If the ILIM pin current exceeds the  $10 \mu A$  level, an internal latch–off timer starts. The controller shuts down if the fault is not removed after 50  $\mu$ s. If the current into the pin exceeds 15  $\mu$ A the controller will shut down immediately. To recover from an OCP fault the EN pin must be cycled low.

The value of RILIM can be designed using the following equation with a required over current protection threshold ILIM and a known current−sense network.

$$
R_{ILIM} = \frac{V_{CS} @I_{LIM}}{10 \mu} = \frac{R_{CS}}{R_{CS3}} \cdot I_{LIM\_PK} \cdot DCR \cdot 10^5
$$

$$
= \frac{R_{CS}}{R_{CS3}} \cdot \left( I_{LIM} + \frac{(V_{IN} - V_{OUT}) \cdot V_{OUT}}{2 \cdot L \cdot F_{SW} \cdot V_{IN}} \right) \cdot DCR \cdot 10^5
$$

**ICC\_MAX**

A resistor connected from IMAX pin to ground sets  $ICC\_MAX$  value at startup. A  $10 \mu A$  current is sourced from this pin to generate a voltage on the program resistor. The resistor value can be determined by the following equation. The resistor value should be no less than 10 k.

$$
ICC\_MAX = \frac{R_{ICCMAX} \cdot 10 \mu \cdot 64}{2} = R_{ICCMAX} \cdot 3.2 \cdot 10^{-4}
$$
 (eq. 8)

#### **IOUT**

The IOUT pin sources a current equal to the ILIM sink current gained by the IOUT Current Gain (10 typ.). The voltage of the IOUT pin is monitored by the internal A/D converter and should be scaled with an external resistor to

ground such that a load equal to ICCMAX generates a 2 V signal on IOUT. A pull–up resistor to 5 V V<sub>CC</sub> can be used to offset the IOUT signal positive if needed.

$$
R_{IOUT} = \frac{2}{10 \cdot V_{CS} @ICC\_MAX} \cdot R_{ILIM}
$$

$$
= \frac{1}{5 \cdot \frac{R_{CS}}{R_{CS3}} \cdot ICC\_MAX \cdot DCR} \cdot R_{ILIM}
$$
(eq. 9)

#### **Input UVLO Protection**

NCP81251 monitors supply voltages at the VCC pin and the VIN pins in order to provide under voltage protection. If either supply drops below its threshold, the controller will shut down the outputs. Upon recovery of the supplies, the controller reenters its startup sequence, and soft start begins.

#### **Output Under−Voltage Protection**

The output voltage is monitored by a dedicated differential amplifier. If the output falls below target by more than "Under Voltage Threshold below DAC−Droop", the UVL comparator sends the VR\_RDY signal low.

#### **Output Over−Voltage Protection**

During normal operation the output voltage is monitored at the differential inputs VSP and VSN. If the output voltage exceeds the DAC voltage by "Over Voltage Threshold above DAC", GH will be forced low, and GL will go high. After the OVP trips, the DAC ramps slowly down to zero to avoid a negative output voltage spike during shutdown. If the DAC+OVP Threshold drops below the output, GL will again go high, and will toggle between low and high as the output voltage follows the DAC+OVP Threshold down. When the DAC gets to zero, the GH will be held low and the GL will remain high. To reset the part, the EN pin must be cycled low. During soft−start, the OVP threshold is set to 2.9 V. This allows the controller to start up without false triggering the OVP.



**Figure 8. Function of Over Voltage Protection**

#### **Temperature Sense and Thermal Alert**

The NCP81251 provides an external temperature sense and a thermal alert in normal operation mode. The temperature sense and thermal alert circuit diagram is shown in Figure 9. A precision current  $I_{TSENSE}$  is sourced out the output of the TSENSE pin to generate a voltage across the temperature sense network, which consists of a NTC thermistor R\_NTC (100 k $\Omega$  typ.), two resistors R\_COMP1 (0  $\Omega$  typ.) and R\_COMP2 (8.2 k $\Omega$  typ.), and a filter capacitor C\_Filter  $(0.1 \mu F$  typ.). The voltage on the temperature sense input is sampled by the internal A/D converter and then digitally converted to temperature and stored in SVID register 17h. Usually the thermistor is placed close to a hot spot like inductor or NCP81251 itself. A 100k NTC thermistor similar to the Murata NCP15WF104D03RC should be used. The NCP81251 also monitors the voltage at the TSENSE pin and compares the voltage to internal thresholds and assert ALERT# or VRHOT# once it trips the thresholds. The DC voltage at TSENSE pin can be calculated by

$$
V_{TSENSE} = I_{TSENSE} \cdot \left( R_{COMP1} + \frac{R_{COMP2} \cdot R_{NTC\_T}}{R_{COMP2} + R_{NTC\_T}} \right)
$$
\n
$$
(eq. 10)
$$

 $R_{NTC_T}$  is the resistance of R\_NTC at an absolute temperature T, which is obtained by

$$
R_{\text{NTC\_T}} = R_{\text{NTC\_T}_0} \cdot \exp\left(B \cdot \left(\frac{1}{T} - \frac{1}{T_0}\right)\right)
$$
\n
$$
\text{(eq. 11)}
$$

where  $R_{NTC}$  to is a known resistance of R\_NTC at an absolute temperature  $T_0$ , and B is the B-constant of R\_NTC.



**Figure 9. Temperature Sense and Thermal Alert Circuit Diagram**

### **LAYOUT GUIDELINES**

#### **Electrical Layout Considerations**

Good electrical layout is a key to make sure proper operation, high efficiency, and noise reduction. Electrical layout guidelines are:

- − **Power Paths:** Use wide and short traces for power paths (such as VIN, VOUT, SW, and PGND) to reduce parasitic inductance and high−frequency loop area. It is also good for efficiency improvement.
- − **Power Supply Decoupling:** The device should be well decoupled by input capacitors and input loop area should be as small as possible to reduce parasitic inductance, input voltage spike, and noise emission. Usually, a small low−ESL MLCC is placed very close to VIN and PGND pins.
- − **VCC Decoupling:** Place decoupling caps as close as possible to the controller VCC and VCCP pins. The filter resistor at VCC pin should be not higher than 2.2  $\Omega$  to prevent large voltage drop.
- **Switching Node:** SW node should be a copper pour, but compact because it is also a noise source.
- − **Bootstrap:** The bootstrap cap and an option resistor need to be very close and directly connected between pin 8 (BST) and pin 10 (SW). No need to externally connect pin 10 to SW node because it has been internally connected to other SW pins.
- Ground: It would be good to have separated ground planes for PGND and GND and connect the two planes at one point. Directly connect GND pin to the exposed pad and then connect to GND ground plane through vias.
- − **Voltage Sense:** Use Kelvin sense pair and arrange a "quiet" path for the differential output voltage sense.
- − **Current Sense:** Careful layout for current sensing is critical for jitter minimization, accurate current

limiting, and IOUT reporting. The filter cap from CSCOMP to CSREF should be close to the controller. The temperature compensating thermistor should be placed as close as possible to the inductor. The wiring path should be kept as short as possible and well away from the switch node.

- − **Compensation Network:** The small feedback cap from COMP to FB should be as close to the controller as possible. Keep the FB traces short to minimize their capacitance to ground.
- **SVID Bus:** The Serial VID bus is a high speed data bus and the bus routing should be done to limit noise coupling from the switching node. The signals should be routed with the Alert# line in between the SVID clock and SVID data lines. The SVID lines must be ground referenced and each line's width and spacing should be such that they have nominal 50  $\Omega$  impedance with the board stackup.

### **Thermal Layout Considerations**

Good thermal layout helps high power dissipation from a small package with reduced temperature rise. Thermal layout guidelines are:

- − The exposed pads must be well soldered on the board.
- − A four or more layers PCB board with solid ground planes is preferred for better heat dissipation.
- − More free vias are welcome to be around IC and underneath the exposed pads to connect the inner ground layers to reduce thermal impedance.
- − Use large area copper pour to help thermal conduction and radiation.
- − Do not put the inductor to be too close to the IC, thus the heat sources are distributed.

Intel is a registered trademark of Intel Corporation in the U.S. and/or other countries.





Mounting Techniques Reference Manual, SOLDERRM/D.



ON Semiconductor and [UN] are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically<br>disclaims any and all liability,

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**ís product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the<br>information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products<br>and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,<br>and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal<br>Opportunity/Affirmative Action Employer. Thi

#### **ADDITIONAL INFORMATION**

**TECHNICAL PUBLICATIONS**: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** [www.onsemi.com](https://www.onsemi.com/)

#### **ONLINE SUPPORT**: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf) **For additional information, please contact your local Sales Representative at** [www.onsemi.com/support/sales](https://www.onsemi.com/support/sales)