

### Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

### Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

### Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



## CY7S1061G/CY7S1061GE

# 16-Mbit (1 M words × 16 bit) Static RAM with PowerSnooze<sup>™</sup> and ECC

### Features

- High speed
  □ t<sub>AA</sub> = 10 ns
- Ultra-low power PowerSnooze<sup>™[1]</sup> device
   □ Deep Sleep (DS) current I<sub>DS</sub> = 22-µA maximum
- Low active and standby currents □ I<sub>CC</sub> = 90-mA typical
  - $\Box$  I<sub>SB2</sub> = 20-mA typical
- Wide operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V to 5.5 V
- Embedded error-correcting code (ECC) for single-bit error correction
- 1.0-V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Error indication (ERR) pin to indicate 1-bit error detection and correction
- Available in Pb-free 48-pin TSOP I, 54-pin TSOP II, and 48-ball VFBGA packages

### **Functional Description**

The CY7S1061G/CY7S1061GE is a high-performance CMOS fast static RAM organized as 1,048,576 words by 16 bits. This device features fast access times (10 ns) and a unique ultra-low power Deep Sleep mode. With Sleep mode currents as low as 22  $\mu$ A, the CY7S1061G device combines the best features of fast and low-power SRAM in industry-standard package options. The device also features embedded ECC<sup>[2]</sup>. ECC logic can detect and correct single-bit error in the accessed location. The CY7S1061GE device includes an ERR pin that signals an error-detection and correction event during a read cycle.

To access devices with a single-chip enable input, assert the chip enable input (CE) LOW. To access dual chip enable devices, assert both chip enable inputs –  $CE_1$  as LOW and  $CE_2$  as HIGH.

To perform data writes, assert the Write Enable ( $\overline{\text{WE}}$ ) input LOW, and provide the data and address on device data pins ( $I/O_0$  through  $I/O_{15}$ ) and address pins ( $A_0$  through  $A_{19}$ ) respectively. The Byte High Enable (BHE) and Byte Low Enable (BLE) inputs control byte writes, and write data on the corresponding I/O lines to the memory location specified. BHE controls I/O<sub>8</sub> through I/O<sub>15</sub> and BLE controls I/O<sub>0</sub> through I/O<sub>7</sub>.

To perform data reads, assert the Output Enable  $(\overline{\text{OE}})$  input and provide the required address on the address lines. Read data is accessible on the I/O lines (I/O<sub>0</sub> through I/O<sub>15</sub>). You can perform byte accesses by asserting the required byte enable signal (BHE or BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when the device is deselected (CE HIGH for single chip enable devices and  $\overline{CE}_1$  HIGH and  $\underline{CE}_2$  LOW for dual chip enable devices), or the control signals (OE, BLE, BHE) are de-asserted.

The device is placed in a low power Deep Sleep mode when the Deep Sleep pin (DS) is LOW. In this state, the device is disabled for normal operation and is placed in a data retention mode. The device can be activated by de-asserting the Deep Sleep pin (DS HIGH).

The CY7S1061G/CY7S1061G is available in 48-pin TSOP I, 54-pin TSOP II, and 48-ball VFBGA packages.

For a complete list of related resources, click here.

### Product Portfolio

						Currer	nt Consum	nption		
Product	Range	V <sub>CC</sub> Range (V)	Speed (ns)				Standby, I <sub>SB2</sub> (mA)		Deep-Sleep Current (μA)	
			(	f = f	max					
				Тур [3]	Max	Тур <sup>[3]</sup>	Max	Тур [1]	Max	
CY7S1061G18		1.65 V–2.2 V	15	70	80					
CY7S1061G(E)30	Industrial	2.2 V–3.6 V	10	90	110	20	30	8	22	
CY7S1061G		4.5–5.5 V	10	90	110					

#### Notes

1. Refer to AN89371 for details on PowerSnooze™ feature of this device.

2. This device does not support automatic write-back on error detection.


3. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at  $V_{CC} = 1.8 \text{ V}$  (for a  $V_{CC}$  range of 1.65 V–2.2 V),  $V_{CC} = 3 \text{ V}$  (for a  $V_{CC}$  range of 2.2 V–3.6 V), and  $V_{CC} = 5 \text{ V}$  (for a  $V_{CC}$  range of 4.5 V–5.5 V),  $T_A = 25 \text{ °C}$ .

Cypress Semiconductor Corporation Document Number: 001-79707 Rev. \*N 198 Champion Court


San Jose, CA 95134-1709 • 408-943-2600 Revised September 15, 2016



### Logic Block Diagram – CY7S1061G



### Logic Block Diagram – CY7S1061GE





## CY7S1061G/CY7S1061GE

### Contents


Pin Configurations	4
Maximum Ratings	7
Operating Range	
DC Electrical Characteristics	
Capacitance	8
Thermal Resistance	8
AC Test Loads and Waveforms	8
Data Retention Characteristics	9
Data Retention Waveform	9
Deep-Sleep Mode Characteristics	10
AC Switching Characteristics	
Switching Waveforms	
Truth Table	
ERR Output - CY7S1061GE	16

Ordering Information	17
Ordering Code Definitions	17
Package Diagrams	18
Acronyms	21
Document Conventions	21
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	23
Worldwide Sales and Design Support	23
Products	
PSoC® Solutions	23
Cypress Developer Community	23
Technical Support	





### **Pin Configurations**







Figure 2. 48-ball VFBGA (6 × 8 × 1.0 mm) Pinout with ERR (Top View) [4]



Note4. NC pins are not connected internally to the die.





### Pin Configurations (continued)

Figure 3. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) Pinout <sup>[5]</sup>

54 🗍 I/O <sub>11</sub>
53 🗆 V <sub>SS</sub>
52 🗍 I/O <sub>10</sub>
51 🗌 I/O <sub>9</sub>
50 🗌 V <sub>CC</sub>
49 🗌 I/O <sub>8</sub>
48 🗆 A <sub>5</sub>
47 🗖 A <sub>6</sub>
46 🗌 A <sub>7</sub>
45 🗌 A <sub>8</sub>
44 🗆 A <sub>9</sub>
43 🗌 NC
42 🗌 OE
41 🗌 V <sub>SS</sub>
40 DS
39 🔄 BLE
38 🗌 A <sub>10</sub>
37 🗌 A <sub>11</sub>
36 🗌 A <sub>12</sub>
35 🗌 A <sub>13</sub>
34 🗌 A <sub>14</sub>
33 🗌 I/O <sub>7</sub>
32 🗌 V <sub>SS</sub>
31   I/O <sub>6</sub>
30 1/O <sub>5</sub>
29 V <sub>CC</sub>
28 🗌 I/O <sub>4</sub>

Note 5. NC pins are not connected internally to the die.





### Pin Configurations (continued)

A <sub>4</sub> = 1	48 🗖 A <sub>5</sub>
A <sub>3</sub> <b>c</b> 2 A <sub>2</sub> <b>c</b> 3	47 <b>–</b> Ac
	46 🗖 A <sub>7</sub>
A <sub>1</sub> = 4 A <sub>0</sub> = 5	45 <b>–</b> <u>A</u> 8
	45 <b>n</b> <u>As</u> 44 <b>n</b> <u>OE</u> 43 <b>n</b> <u>BHE</u> 42 <b>n</b> <u>BLE</u> 41 <b>n</b> <u>UO15</u> 40 <u>UO15</u>
/O <sub>0</sub> <b>⊟</b> 8  /O <sub>1</sub> <b>⊑</b> 9	41 <b>–</b> 1/0 <sub>15</sub> 40 <b>–</b> 1/0
$1/O_2 = 10$	40 = 1/O <sub>14</sub> 39 = 1/O <sub>13</sub>
//O <sub>3</sub> <b>□</b> 11	38 🗖 1/012
1/0 <sub>3</sub> <b>=</b> 11 V <sub>DD</sub> <b>=</b> 12	37 🗖 GND
GND 🗖 13	36 🗖 V <sub>DD</sub>
I/O₄	35 🗖 I/Õ <sub>11</sub>
1/0 <sub>5</sub> <b>–</b> 15	34 🗖 I/O <sub>10</sub>
I/O <sub>6</sub> <b>E</b> 16 <u>I/O7</u> <b>E</b> 17	36 <b>D</b> V <sub>DD</sub> 35 <b>D</b> I/O <sub>11</sub> 34 <b>D</b> I/O <sub>10</sub> 33 <b>D</b> I/O <sub>10</sub>
$\frac{1}{10}$	
WE = 18 DS = 19	
A <sub>19</sub> <b>–</b> 20	29 A
$\frac{UO_{7}}{WE} = 17$ $\frac{WE}{DS} = 19$ $A_{19} = 20$ $A_{18} = 21$	31 1 NG 30 1 Ag 29 1 A <sub>10</sub> 28 1 A <sub>11</sub> 27 1 A <sub>12</sub>
A <sub>17</sub> = 22	$27 \Rightarrow A_{12}$
A <sub>16</sub> <b>=</b> 23	$26 = A_{13}$
A <sub>15</sub> = 24	26 <b>P</b> A <sub>13</sub> 25 <b>P</b> A <sub>14</sub>

Figure 4. 48-pin TSOP I (12  $\times$  18.4  $\times$  1 mm) Pinout (Top View) <sup>[6]</sup>

Figure 5. 48-pin TSOP I (12 × 18.4 × 1 mm) Pinout, ERR Output at Pin 6 (Top View)

$A_4$ 1       48 $H A_5$ $A_3$ 2       47 $H A_6$ $A_2$ 3       46 $A_7$ $A_1$ 4       45 $H A_6$ $A_1$ 4       45 $H A_6$ $A_1$ 4 $A_6$ $A_7$ $A_1$ 4 $A_6$ $A_7$ $A_1$ 4 $A_6$ $A_7$ $A_1$ 4 $A_6$ $A_6$ $A_1$ 0       0       0 $A_1$ 0       0       0 $IO_1$ 0       0       0 $IO_2$ 0       0       0       0 $IO_2$ 10       39       0       0       10 $IO_2$ 11       38       0       0       0       0 $IO_3$ 11       36       0       0       0       0       0 $IO_3$ 11       36       0       0       0       0       0       0 $IO_3$ 11       0       30       0       0       0       0
$A_3 = 2$ $47 = A_6$
$A_3$ $A_7$ $A_2$ $A_3$ $A_1$ $A_4$ $A_1$ $A_5$ $A_0$ $A_5$ $A_0$ $A_5$ $A_0$ $A_5$ $A_0$ $A_6$ $A_2$ $A_1$ $A_0$ $A_2$ $A_1$ $A_2$ $A_2$ $A_2$ $A_2$ $A_2$ $A_1$ $A_2$ $A_2$ $A_2$ $A_1$ $A_2$ $A_2$ $A_2$ $A_1$ $A_2$ $A_3$ $A_2$ $A_3$ $A_2$ $A_3$
$\begin{array}{c} 7_{2} \\ \hline \\ A_{1} \\ A_{2} \\ A_{0} \\ \hline \\ A_{0} \\$
$\begin{array}{c} 44 & 0 \\ \hline A_0 & 1 \\ \hline A_0 & 1 \\ \hline A_0 & 1 \\ \hline B_{ER} & 6 \\ \hline CE & 1 \\ \hline I \\ I \\ O_0 & 1 \\ \hline B_0 \\ \hline I \\ I \\$
$HO_{10}$ $HO_{10}$ $HR$ $HB$ $HR$ $HB$ $HC$ $HB$ $HC$ $HB$ $HO_{10}$ $HB$ $HO_{10}$ $HB$ $HO_{10}$ $HD_{10}$ $HO_{10}$ $HD_{10}$ $HO_{10}$ $HD_{10}$ $HO_{10}$ $HD_{10}$ $HO_{10}$ $HD_{10}$
$CE = 7$ $42 = BLE$ $I/O_0 = 8$ $41 = I/O_{15}$ $I/O_1 = 9$ $40 = I/O_{15}$ $I/O_2 = 10$ $39 = I/O_{13}$
$VO_0 = 8$ $VO_1 = 9$ $VO_1 = 9$ $VO_1 = 9$ $VO_1 = 10$ $VO_1 = 10$ $VO_1 = 10$ $VO_1 = 10$ $VO_1 = 10$ $VO_1 = 10$
$I/O_1 = 9$ $I/O_2 = 10$ $I/O_1 = 9$ $I/O_{14}$ $I/O_{13} = 10$ $I/O_{13} = 10$
1/0 <sub>2</sub> = 10 39 = 1/0 <sub>13</sub>
V <sub>DD</sub> = 12 37 = GND
V <sub>DD</sub> <b>→</b> 12 37 <b>→</b> GNĎ GND <b>→</b> 13 36 <b>→</b> V <sub>DD</sub>
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
$1/0_{5}^{2} = 15$ $34 = 1/0_{10}^{2}$
$1/0_7 = 17$ $32 = 1/0_8$
WE 🖬 18 31 🖬 NC 🕺
DS <b>d</b> 19 30 <b>b</b> A <sub>9</sub> A <sub>19</sub> <b>d</b> 20 29 <b>b</b> A <sub>10</sub>
A <sub>19</sub> <b>=</b> 20 29 <b>=</b> A <sub>10</sub>
$A_{18} = 21$ 28 $P A_{11}$
$UO_7$ 17       32 $I/O_8$ WE       18       31 $NC$ DS       19       30 $A_9$ $A_{19}$ 20       29 $A_{10}$ $A_{18}$ 21       28 $A_{11}$ $A_{17}$ 22       27 $A_{12}$ $A_{16}$ 23       26 $A_{13}$
$\begin{array}{c} A_{16} \ \square \ 23 \\ A_{15} \ \square \ 24 \end{array} \qquad \qquad \begin{array}{c} 26 \ \square \ A_{13} \\ 25 \ \square \ A_{14} \end{array}$

Note 6. NC pins are not connected internally to the die.



### CY7S1061G/CY7S1061GE

### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature	–65 °C to +150 °C
Ambient temperature with power applied	–55 °C to +125 °C
Supply voltage on V <sub>CC</sub> relative to GND <sup>[7]</sup>	–0.5 V to V <sub>CC</sub> + 0.5 V
DC voltage applied to outputs in High Z State <sup>[7]</sup>	–0.5 V to V <sub>CC</sub> + 0.5 V

### **DC Electrical Characteristics**

Over the operating range of -40 °C to +85 °C

DC input voltage [7]	0.5 V to $V_{CC}$ + 0.5 V
Current into outputs (LOW)	
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	> 140 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

Paramatar Descri			Test Conditions		10	ns / 15 ns	6	Unit
Parameter	Desc	ription	lest Conditio	ons	Min	<b>Typ</b> <sup>[8]</sup>	Max	Unit
		1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA		1.4	-	_	
		2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0 mA		2.0	-	-	
V	Output HIGH	2.7 V to 3.0 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA		2.2	-	-	v
V <sub>OH</sub>	voltage	3.0 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA		2.4	_	-	v
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA		2.4	-	-	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA		V <sub>CC</sub> – 0.4 <sup>[9]</sup>	-	-	
		1.65 V to 2.2 V	$V_{CC}$ = Min, $I_{OL}$ = 0.1 mA		-	-	0.2	
V	Output LOW	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2 mA		-	-	0.4	v
V <sub>OL</sub>	voltage	2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA		-	-	0.4	v
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA		-	-	0.4	
	1.65 V to 2.2 V	-		1.4	-	V <sub>CC</sub> + 0.2		
v [7 10]	Input HIGH	2.2 V to 2.7 V	_	2.0	-	V <sub>CC</sub> + 0.3	v	
V <sub>IH</sub> <sup>[7, 10]</sup>	voltage	2.7 V to 3.6 V	_		2.0	-	$V_{CC} + 0.3$	v
Voltage		4.5 V to 5.5 V	-		2.2	-	V <sub>CC</sub> + 0.5	
		1.65 V to 2.2 V	_		-0.2	-	0.4	
V <sub>II</sub> <sup>[7, 10]</sup>	Input LOW	2.2 V to 2.7 V	_		-0.3	-	0.6	V
VIL	voltage	2.7 V to 3.6 V	· _		-0.3	-	0.8	V
		4.5 V to 5.5 V	_		-0.5	-	0.8	
I <sub>IX</sub>	Input leakage	current	$\begin{array}{l} GND \leq V_{IN} \leq V_{CC} (\text{for all pins } e \\ V_{IN} = GND \ (\text{or}) \ V_{IN} \geq V_{IH} \ (\text{for } e \\ \end{array} \end{array}$	<u>exc</u> ept <u>DS</u> ) DS pin only)	-1.0	-	+1.0	μA
I <sub>OZ</sub>	Output leakag	ge current	$GND \leq V_{OUT} \leq V_{CC}$ , Output di		-1.0	-	+1.0	μA
			V <sub>CC</sub> = Max,	f = 100 MHz	_	90.0	110.0	
ICC	V <sub>CC</sub> operating	g supply current		f = 66.7 MHz	_	70.0	80.0	mA
I <sub>SB1</sub>	Standby curre	ent – TTL inputs	$\begin{array}{l} \hline & \text{Max V}_{CC}, \ \overline{CE}^{[11]} \geq V_{IH}, \ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, \\ f = f_{MAX} \end{array}$		_	_	40.0	mA
I <sub>SB2</sub>	Standby curre	ent – CMOS			_	20.0	30.0	mA
I <sub>DS</sub>	Deep-Sleep c	urrent	$\begin{array}{l} \text{Max V}_{\text{CC}}, \ \overline{\text{CE}}^{[11]} \geq \text{V}_{\text{CC}} - 0.2 \text{ V} \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V} \text{ or } \text{V}_{\text{IN}} \leq 0.2 \end{array}$	V, <u>DS ≤</u> 0.2 V, 2 V, f = 0	-	8.0	22.0	μA

#### Notes

7.  $V_{IL}$  (min) = -2.0 V and  $V_{IH}$  (max) =  $V_{CC}$  + 2 V for pulse durations of less than 20 ns.

8. Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested. Typical values are measured at  $V_{CC} = 1.8$  V (for a  $V_{CC}$  range of 1.65 V–2.2 V),  $V_{CC} = 3$  V (for a  $V_{CC}$  range of 2.2 V–3.6 V), and  $V_{CC} = 5$  V (for a  $V_{CC}$  range of 4.5 V–5.5 V),  $T_A = 25$  °C. 9. This parameter is guaranteed by design and is not tested.

10. For  $\overline{\text{DS}}$  pin,  $V_{\text{IH}}$  (min) is  $V_{\text{CC}} - 0.2$  V and  $V_{\text{IL}}$  (max) is 0.2 V. 11. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.




### Capacitance


Parameter <sup>[12]</sup>	Description	Test Conditions	All packages	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC(typ)</sub>	10	pF
C <sub>OUT</sub>	I/O capacitance	$T_A = 23$ C, $T = T$ Will 2, $V_{CC(typ)}$	10	pF

### **Thermal Resistance**

Parameter <sup>[12]</sup>	Description	Test Conditions	48-ball VFBGA	54-pin TSOP II	48-pin TSOP I	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch,	31.50	93.63	57.99	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)	four layer printed circuit board	15.75	21.58	13.42	°C/W

### **AC Test Loads and Waveforms**





Parameters	1.8 V	3.0 V	5.0 V	Unit
R1	1667	317	317	Ω
R2	1538	351	351	Ω
V <sub>TH</sub>	V <sub>CC</sub> /2	1.5	1.5	V
V <sub>HIGH</sub>	1.8	3.0	3.0	V




### **Data Retention Characteristics**

Over the Operating Range of -40 °C to +85 °C

Parameter	Description	Conditions	Min	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention		1.0	-	V
I <sub>CCDR</sub>	Data retention current	$ \begin{array}{l} V_{CC} = V_{DR}, \overline{CE} \geq V_{CC} - 0.2 \text{ V}, \overline{DS} \geq V_{CC} - 0.2 \text{ V}, \\ V_{IN} \geq V_{CC} - 0.2 \text{ V} \text{ or } V_{IN} \leq 0.2 \text{ V} \end{array} $	_	30.0	mA
t <sub>CDR</sub> <sup>[14]</sup>	Chip deselect to data retention time		0	-	ns
t <sub>R</sub> <sup>[14]</sup>	Operation recovery time	$2.2 \text{ V} < \text{V}_{\text{CC}} \le 5.5 \text{ V}$	10.0	-	ns
'R'	Operation recovery time	$V_{CC} \le 2.2 V$	15.0	_	ns

### **Data Retention Waveform**





Notes

<sup>14.</sup> These parameters are guaranteed by design and are not tested.

<sup>15.</sup> Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC}$  (min)  $\ge 100 \ \mu s$  or stable at  $V_{CC}$  (min)  $\ge 100 \ \mu s$ .

<sup>16.</sup> For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH.




### **Deep-Sleep Mode Characteristics**

#### Over the Operating Range of -40 °C to +85 °C

Parameter	Description	Conditions	Min	Max	Unit
I <sub>DS</sub>	Deep Sleep Mode current	$ \begin{array}{l} V_{CC} = V_{CC} \ (max), \overline{CE}^{[17]} \geq V_{CC} - 0.2 \ V, \overline{DS} \leq 0.2 \ V, \\ V_{IN} \geq V_{CC} - 0.2 \ V \ \text{or} \ V_{IN} \leq 0.2 \ V \end{array} $	-	22	μΑ
t <sub>CEDS</sub> <sup>[17, 18]</sup>	Time between de-assertion of CE <sup>[17]</sup> and assertion of DS		100	_	ns
t <sub>DS</sub> <sup>[17, 18]</sup>	DS assertion to Deep Sleep mode transition time		_	1	ms
t <sub>DSCE</sub> <sup>[17, 18]</sup>	Time between de-assertion of $\overline{\text{DS}}$ and assertion of $\overline{\text{CE}}^{[17]}$		1	-	ms





Notes

<sup>17.</sup> Address, data, and control lines should not toggle within  $t_{DS}$ . They should be fixed to one of the logic levels -  $V_{IH}$  or  $V_{IL}$ . 18. These parameters are guaranteed by design and are not tested. 19. For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW,  $\overline{CE}$  is HIGH.



### AC Switching Characteristics

Over the operating range of -40 °C to +85 °C

Parameter <sup>[20, 21</sup>	Description	10	ns	15	ns	Unit
	Description	Min	Max	Min	Max	Unit
Read Cycle						
t <sub>power</sub>	V <sub>CC</sub> (stable) to the first access <sup>[22, 23]</sup>	100.0	-	100.0	-	μs
t <sub>RC</sub>	Read cycle time	10.0	-	15.0	-	ns
t <sub>AA</sub>	Address to data valid / ERR valid	-	10.0	-	15.0	ns
t <sub>OHA</sub>	Data / ERR hold from address change	3.0	-	3.0	-	ns
t <sub>ACE</sub>	CE LOW to data valid / ERR valid	-	10.0	-	15.0	ns
t <sub>DOE</sub>	OE LOW to data valid / ERR valid	-	5.0	-	8.0	ns
t <sub>LZOE</sub>	OE LOW to low Z [24, 25, 26]	0	-	1.0	-	ns
t <sub>HZOE</sub>	OE HIGH to high Z <sup>[24, 25, 26]</sup>	-	5.0	-	8.0	ns
t <sub>LZCE</sub>	CE LOW to low Z [24, 25, 26, 27]	3.0	-	3.0	-	ns
t <sub>HZCE</sub>	CE HIGH to high Z [24, 25, 26, 27]	-	5.0	-	8.0	ns
t <sub>PU</sub>	CE LOW to power-up [23]	0	_	0	_	ns
t <sub>PD</sub>	CE HIGH to power-down [23]	_	10.0	-	15.0	ns
t <sub>DBE</sub>	Byte enable to data valid	-	5.0	-	8.0	ns
t <sub>LZBE</sub>	Byte enable to low Z <sup>[24, 25]</sup>	0	-	1.0	-	ns
t <sub>HZBE</sub>	Byte disable to high Z [24, 25]	-	5.0	_	8.0	ns
Write Cycle [28, 29	]					
t <sub>WC</sub>	Write cycle time	10.0	-	15.0	_	ns
t <sub>SCE</sub>	CE LOW to write end <sup>[27]</sup>	7.0	-	12.0	-	ns
t <sub>AW</sub>	Address setup to write end	7.0	-	12.0	-	ns
t <sub>HA</sub>	Address hold from write end	0	_	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	-	0	-	ns
t <sub>PWE</sub>	WE pulse width	7.0	-	12.0	-	ns
t <sub>SD</sub>	Data setup to write end	5.0	-	8.0	-	ns
t <sub>HD</sub>	Data hold from write end	0	-	0	-	ns
t <sub>LZWE</sub>	WE HIGH to low Z [24, 25, 26]	3.0	-	3.0	-	ns
t <sub>HZWE</sub>	WE LOW to high Z [24, 25, 26]	-	5.0	-	8.0	ns
t <sub>BW</sub>	Byte Enable to End of Write	7.0	-	12.0	-	ns

Notes

20. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for  $V_{CC} \ge 3$  V) and  $V_{CC}/2$  (for  $V_{CC} < 3$  V), and input pulse levels of 0 to 3 V (for  $V_{CC} \ge 3$  V), and 0 to  $V_{CC}$  (for  $V_{CC} < 3$  V). Test conditions for the read cycle use the output loading shown in part (a) of Figure 6 on page 8, unless specified otherwise 21. DS must be HIGH for chip access. Refer to AN89371 for details. 22. t<sub>POWER</sub> gives the minimum amount of time that the power supply is at stable  $V_{CC}$  until the first memory access is performed.

23. These parameters are guaranteed by design and are not tested.

24. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZVE</sub>, and t<sub>HZEE</sub> are specified with a load capacitance of 5 pF, as shown in part (b) of Figure 6 on page 8. Hi-Z, Lo-Z transition is measured ±200 mV from steady state voltage.

25. At any temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZDE}$ ,  $t_{HZDE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any device. 26. Tested initially and after any design or process changes that may affect these parameters. 27. For all dual chip enable devices,  $\overrightarrow{CE}$  is the logical combination of  $\overrightarrow{CE}_1$  and  $\overrightarrow{CE}_2$ . When  $\overrightarrow{CE}_1$  is LOW and  $\overrightarrow{CE}_2$  is HIGH,  $\overrightarrow{CE}$  is LOW; when  $\overrightarrow{CE}_1$  is HIGH or  $\overrightarrow{CE}_2$  is LOW,


CE is HIGH.

28. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{|L}$ ,  $\overline{CE} = V_{|L}$ , and  $\overline{BHE}$  or  $\overline{BLE} = V_{|L}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.


29. The minimum write pulse width for Write Cycle No. 2 (WE controlled, OE LOW) should be the sum of tHZWE and tSD.



### **Switching Waveforms** Figure 9. Read Cycle No. 1 of CY7S1061G (Address Transition Controlled) <sup>[30, 31]</sup>







Notes

30. The device is continuously selected.  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ . 31. WE is HIGH for read cycle.





### Switching Waveforms (continued)






Figure 11. Read Cycle No. 3 (OE Controlled) <sup>[32, 33, 34]</sup>





- **Notes** 32. WE is HIGH for read cycle. 33. Eor all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH. 34. A lifetime to or coincident with  $\overline{CE}$  LOW transition.
- 35. The insternal write time of the memory is defined by the overlap of  $\overline{WE} = V_{|L|}$ ,  $\overline{CE} = V_{|L|}$  and  $\overline{BHE}$  or  $\overline{BLE} = V_{|L|}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 36. Data I/O is in high-impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ . 37. During this period, the I/Os are in output state. Do not apply input signals.



#### Switching Waveforms (continued)





Figure 13. Write Cycle No. 2 (WE Controlled, OE LOW) <sup>[38, 39, 40, 41]</sup>

Figure 14. Write Cycle No. 3 ( $\overline{\text{WE}}$  controlled) [38, 40, 41]



#### Notes

- 38. For all dual chip enable devices, CE is the logical combination of CE<sub>1</sub> and CE<sub>2</sub>. When CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW; when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW, CE is HIGH.
- 39. The minimum write pulse width for Write Cycle No. 2 (WE controlled, OE LOW) should be sum of t<sub>HZWE</sub> and t<sub>SD</sub>.
   40. The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE = V<sub>IL</sub> and BHE or BLE = V<sub>IL</sub>. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 41. Data I/O is in high-impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ . 42. During this period, the I/Os are in output state. Do not apply input signals.



#### Switching Waveforms (continued)




Figure 15. Write Cycle No. 3 (BLE or BHE Controlled) [43, 44, 45]

Notes

43. For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW,  $\overline{CE}$  is HIGH.

4. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{|L}$ ,  $\overline{CE} = V_{|L}$  and  $\overline{BHE}$  or  $\overline{BLE} = V_{|L}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

45. Data I/O is in high-impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ , or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ . 46. During this period, the I/Os are in output state. Do not apply input signals.





### **Truth Table**

DS	CE	OE	WE	BLE	BHE	I/O <sub>0</sub> -I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Н	X <sup>[47]</sup>	X <sup>[47]</sup>	X <sup>[47]</sup>	X <sup>[47]</sup>	High-Z	High-Z	Standby	Standby (I <sub>SB</sub> )
Н	L	L	Н	L	L	Data out	Data out	Read all bits	Active (I <sub>CC</sub> )
Н	L	L	Н	L	Н	Data out	High-Z	Read lower bits only	Active (I <sub>CC</sub> )
Н	L	L	Н	Н	L	High-Z	Data out	Read upper bits only	Active (I <sub>CC</sub> )
Н	L	Х	L	L	L	Data in	Data in	Write all bits	Active (I <sub>CC</sub> )
Н	L	Х	L	L	Н	Data in	High-Z	Write lower bits only	Active (I <sub>CC</sub> )
Н	L	Х	L	Н	L	High-Z	Data in	Write upper bits only	Active (I <sub>CC</sub> )
Н	L	Н	Н	Х	Х	High-Z	High-Z	Selected, outputs disabled	Active (I <sub>CC</sub> )
L <sup>[48]</sup>	Η	Х	х	Х	Х	High-Z	High-Z	Deep Sleep	Deep-Sleep Ultra Low Power (I <sub>DS</sub> )
L	L	Х	Х	Х	Х	-	-	Invalid mode <sup>[49]</sup>	-
Н	L	Х	Х	Н	Н	High-Z	High-Z	Selected, outputs disabled	Active (I <sub>CC</sub> )

### ERR Output – CY7S1061GE

Output <sup>[50]</sup>	Mode			
0	Read operation, no single-bit error in the stored data.			
1	Read operation, single-bit error detected and corrected.			
High-Z	Device deselected or outputs disabled or Write operation			

Notes


<sup>47.</sup> The input voltage levels on these pins should be either at  $V_{IH}$  or  $V_{IL}$ . 48.  $V_{IL}$  on DS must be  $\leq$  0.2 V. 49. This mode does not guarantee data retention. Power cycling needs to be performed for the device to return to normal operation. 50. ERR is an Output pin. If not used, this pin should be left floating.



### **Ordering Information**

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type All (Pb-free)	ERR Pin/ Ball	Operating Range
15	1.65 V–2.2 V	CY7S1061G18-15ZSXI	51-85160	54-pin TSOP II	No	
10	1.05 V-2.2 V	CY7S1061G18-15ZSXIT	51-05100			
		CY7S1061G30-10ZSXI	51 95160	54-pin TSOP II	No	
		CY7S1061G30-10ZSXIT	51-05100	54-pin 150P II	INO	Industrial
		CY7S1061G30-10BVXI		48-ball VFBGA	No	
		CY7S1061G30-10BVXIT	51-85150			
	2.2 V–3.6 V	CY7S1061GE30-10BVXI			Yes	
10	2.2 V-3.0 V	CY7S1061GE30-10BVXIT				
10		CY7S1061G30-10ZXI		48-pin TSOP I	No	
		CY7S1061G30-10ZXIT	51-85183			
		CY7S1061GE30-10ZXI	51-05105			
	CY7S1061GE30-10ZXIT			Yes		
		CY7S1061GE-10ZXI	51-85183		Yes	
	4.5 V–5.5 V	CY7S1061GE-10ZXIT	51-05165	48-pin TSOP I		


#### **Ordering Code Definitions**






### **Package Diagrams**

Figure 16. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline







NOTE: PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H




### Package Diagrams (continued)








### Package Diagrams (continued)





51-85160 \*E





### Acronyms

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/output
OE	Output Enable
SRAM	Static random access memory
TTL	Transistor-transistor logic
VFBGA	Very fine-pitch ball grid array
WE	Write Enable

### **Document Conventions**

#### Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μS	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



### **Document History Page**

# Document Title: CY7S1061G/CY7S1061GE, 16-Mbit (1 M words × 16 bit) Static RAM with PowerSnooze™ and ECC Document Number: 001-79707

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*M	4791835	NILE	06/10/2015	Changed datasheet status to Final
*N	5436633	VINI		Updated DC Electrical Characteristics: Updated VOH values for the voltage range $V_{CC} = 2.7V$ to 3.6V. Updated Note 7. Updated Ordering Code Definitions: Added Tape and Reel parts. Updated Copyright and Disclaimer.



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC<sup>®</sup> Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Forums | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2012-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and other countries that by cypress under the intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or properly damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.