

Two output ultra-low additive phase noise PCIe Gen 1 to 5, and UPI/QPI fanout buffer

Features

- One differential input which accepts any differential format.
- Two differential HCSL outputs
- Ultra-low additive jitter: 32fs (in 12kHz to 20MHz integration band at 400MHz clock frequency)
- Supports clock frequencies from 0 to 400MHz
- Supports 2.5V or 3.3V power supplies for HCSL outputs
- Embedded Low Drop Out (LDO) Voltage regulator provides superior Power Supply Noise Rejection
- Maximum output to output skew of 50ps
- Individual Output Enable pin for each differential pair
- Transfers Spread-Spectrum without attenuation

ZL40262LDG1 20 pin QFN Trays
ZL40262LDF1 20 pin QFN Tape

Tape and Reel

Ordering Information

Package size: 4 x 4 mm

-40C to +85C

Applications

- PCI Express generation 1/2/3/4/5 clock distribution
- UPI/QPI clock distribution
- Low jitter clock trees
- Logic translation
- Clock and data signal restoration
- High performance microprocessor clock distribution
- Test Equipment

Figure 1. Functional Block Diagram

Microsemi

a Microchip company

List of Figures

List of Tables

Data Sheet ZL40262

Pin Diagram

The device is packaged in a 4x4mm 20-pin QFN.

Figure 2. Pin Diagram

Pin Descriptions

All device inputs and outputs are HCSL unless described otherwise. The I/O column uses the following symbols: I – input, I_{PU} – input with 300k Ω internal pull-up resistor, I_{PD} – input with 300k Ω internal pull-down resistor, I_{APU} – input with 31k Ω internal pull-up resistor, I_{APD} – input with 30k Ω internal pull-down resistor, I_{APU/APD} – input biased to VDD/2 with 60k Ω internal pull-up and pull-down resistors (30 k Ω equivalent), O – output, I/O – Input/Output pin, NC-No connect pin, P – power supply pin.

Table 1Pin Descriptions

Functional Description

The ZL40262 is an ultra-low additive jitter, low power 1 to 2 HCSL fanout buffer.

The device operates from 2.5V+/-5% or 3.3V+/-5% supply. Its operation is guaranteed over the industrial temperature range -40°C to +85°C.

Clock Inputs

The following blocks diagram shows how to terminate different signals fed to the ZL40262 inputs.

[Figure 3](#page-7-0) and [Figure 4 s](#page-7-1)how how to terminate the input when driven from an HCSL driver.

The input buffer in ZL40262 in a native HCSL receiver so other differential formats need to be AC coupled as shown in [Figure 5](#page-7-2) and [Figure 6](#page-8-0) for LVPECL and LVDS signals respectively.

[Figure 7 s](#page-8-1)hows how to terminate a single ended output such as LVCMOS. Ideally, resistors R1 and R2 should be 100 Ω each and Ro + Rs should be 50 Ω so that the transmission line is terminated at both ends with characteristic impedance. If the driving strength of the output driver is not sufficient to drive low impedance, the value of series resistor R_S should be increased. This will reduce the voltage swing at the input but this should be fine as long as the input voltage swing requirement is not violated (Table 5). The source resistors of Rs = 270Ω could be used for standard LVCMOS driver. This will provide 516mV of voltage swing for 3.3V LVCMOS driver with load current of $(3.3 \text{V}/2)$ * $(1/(270 \Omega + 50 \Omega)) = 5.16 \text{mA}.$

For optimum performance both differential input pins (_p and _n) need to be DC biased to the same voltage. Hence, the ratio R1/R2 should be equal to the ratio R3/R4.

Figure 3. Input driven by source terminated HCSL

Figure 4. Input driven by receiver terminated HCSL

Figure 5. Input driven by AC coupled LVPECL output

Figure 6. Input driven by AC coupled LVDS

Figure 7. Input driven by a single ended output

Clock Outputs

Differential HCSL outputs should be terminated as shown in [Figure 8](#page-9-1) or [Figure 9.](#page-9-2)

Figure 8. Source terminated HCSL

Figure 9. Receiver terminated HCSL

Termination of unused outputs

Unused outputs should be left unconnected.

Power Consumption

The device total power consumption can be calculated as: *PT = PS + PC + PO_DIFF* Where:

 $P_S = V_{DD} * I_S$

Core power consumed by the input buffer. The static current (I_S) is specified in Table 4.

P_C = $V_{DDO} * I_{DD}$ *CM* Common output power shared between two outputs. The current I_{DD} cm is specified in [Table 4.](#page-14-0)

PO_DIF = VDDO IDD_HCSL N Output power where output current per output (I_{DD_HCSL}) is specified in [Table 4.](#page-14-0) N is number of enabled outputs.

Power dissipated inside the device can be calculated by subtracting power dissipated in termination/biasing resistors from the power consumption:

 $P_D = P_T - N * P_{HCSL}$

Where:

*P*_{*HCSL}* = $(V_{SW}/50Ω)^2$ * $(50Ω + 33Ω)$ </sub>

² (50Ω + 33Ω) VSW is voltage swing of HCSL output. 50Ω is termination resistance and 33Ω is series resistance of the HCSL output.

Power Supply Filtering

Each power pin (VDD and VDDO) should be decoupled with 0.1µF capacitor with minimum equivalent series resistance (ESR) and minimum series inductance (ESL). For example, 0402 X5R Ceramic Capacitors with 6.3V minimum rating could be used. These capacitors should be placed as close as possible to the power pins. To reduce the power noise from adjacent digital components on the board each power supply could optionally be further insulated with low resistance ferrite bead with 10µF and 1µF capacitors. Following figure shows the standard and optional decoupling method.

Data Sheet ZL40262

Figure 10. Power Supply Filtering

Power Supplies and Power-up Sequence

The device has two different power supplies: VDD and VDDO which should always be connected to the same voltage supply. Voltages supported by each of these power supplies are specified in [Table 3.](#page-13-4)

VDD and VDDO should always be turned on and off at the same time.

Device Control

ZL40262 outputs are controlled via OE[1:0]_b pins. When an OE_b pin is low the corresponding outputs will be active and when this pin is high the output will be high-Z. When the output driver is in high-Z mode, the output pins will be pulled low via external 50Ω HCSL termination resistors.

Typical phase noise performance

The following plots show typical phase noise performance for 100 MHz, 133 MHz and 400 MHz respectively.

Ana
Isti

aftter:
dual FM

1.5155 pr at
12351 mulet

Figure 13. 400MHz HCSL Phase Noise

AC and DC Electrical Characteristics

Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings*

* Exceeding these values may cause permanent damage

* Functional operation under these conditions is not implied

* Voltages are with respect to ground (GND) unless otherwise stated

Recommended Operating Conditions

Table 3 Recommended Operating Conditions*

* Voltages are with respect to ground (GND) unless otherwise stated

* The device core supports two power supply modes (3.3V and 2.5V)

Data Sheet ZL40262

Table 4 Current consumption

Table 5 Input Characteristics*

* Values are over Recommended Operating Conditions
* Values are over all two power supply modes (V $_{\text{DD}}$ = 3.3V and V $_{\text{DD}}$ = 2.5V)

(1) low frequency only

Table 6 Power Supply Rejection Ratio for VDD = VDDO = 3.3V*

* Values are over Recommended Operating Conditions

* Noise injected to VDD/VDDO power supply with frequency 100 kHz and amplitude 100 mVpp * PSRR is measured as amplitude of 100 kHz spur in dBc on the output clock phase noise plot

Table 7 Power Supply Rejection Ratio for VDD = VDDO = 2.5V*

* Values are over Recommended Operating Conditions * Noise injected to VDD/VDDO power supply with frequency 100 kHz and amplitude 100 mVpp

* PSRR is measured as amplitude of 100 kHz spur in dBc on the output clock phase noise plot

Table 8 HCSL Outputs for VDDO = 3.3V*

* Values are over Recommended Operating Conditions (1) Measurement taken from single ended waveform

(2) Measurement taken from differential waveform.

(3) Measured from -150 mV to +150 mV on the differential waveform (derived from CK minus CK#) The signal must be monotonic through the
The 300 measurement region for rise and fall time. The 300 mV measurement window is cen

(4) Measured at crossing point where the instantaneous voltage value of the rising edge of CK equals the falling edge of CK# . Se[e Figure 14](#page-20-0)

(5) Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. Se[e Figure 14.](#page-20-0)

(6) This requirement, from PCI Express Base Specification, Revision 4.0 is applicable only to clock generators and not to buffers. A clock buffer is a transparent
device whose output clock period follows the input clock pe

(7) Defined as the maximum instantaneous voltage including overshoot. Se[e Figure 14.](#page-20-0)

(8) Defined as the minimum instantaneous voltage including undershoot. Se[e Figure 14.](#page-20-0)

(9) Defined as the total variation of all crossing voltages of Rising CK and Falling CK# This is the maximum allowed variance in VCROSS for any particular system. Se[e Figure 15.](#page-20-1)

(10) The PPM requirement from PCIe Express Base Specification, Revision 4.0 is related to clock generation devices. This requirement is not applicable to buffers
because buffer's output frequency accuracy is identical to t

(11) TSTABLE is the time the differential clock must maintain a minimum ±150 mV differential voltage after20 rising/falling edges before it is allowed to droop back into the VRB ±100 mV differential range. Se[e Figure 18.](#page-21-1)

12) Matching applies to rising edge rate for CKx and falling edge rate for CK#x. It is measured using a ±75 mV window centered on the median cros point where
CKx rising meets CK#x falling. The median cross point is used to

(13) Clock DC impedance tolerance depends only on the tolerance of external 50Ω shunt resistors used in HCSL. The test used resistors with +/-1% tolerance.

Table 9 HCSL (PCIe) Jitter Performance for VDDO = 3.3V

* Values are over Recommended Operating Conditions

Data Sheet ZL40262

Table 10 HCSL Outputs for VDDO = 2.5V*

* Values are over Recommended Operating Conditions (1) Measurement taken from single ended waveform

(2) Measurement taken from differential waveform.

3) Measured from -150 mV to +150 mV on the differential waveform (derived from CK minus CK#) The signal must be monotonic through the (3) Measurement region for rise and fall time. The 300 mV measurement window is centered

(5) Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. Se[e Figure 14.](#page-20-0)

(6) This requirement, from PCI Express Base Specification, Revision 4.0 is applicable only to clock generators and not to buffers. A clock buffer is a transparent
device whose output clock period follows the input clock pe

(7) Defined as the maximum instantaneous voltage including overshoot. Se[e Figure 14.](#page-20-0)

(8) Defined as the minimum instantaneous voltage including undershoot. Se[e Figure 14.](#page-20-0)

(9) Defined as the total variation of all crossing voltages of Rising CK and Falling CK# This is the maximum allowed variance in VCROSS for any particular system. Se[e Figure 15.](#page-20-1)

(10) The PPM requirement from PCIe Express Base Specification, Revision 4.0 is related to clock generation devices. This requirement is not applicable to buffers
because buffer's output frequency accuracy is identical to t

(11) TSTABLE is the time the differential clock must maintain a minimum ±150 mV differential voltage after20 rising/falling edges before it is allowed to droop back into the VRB ±100 mV differential range. Se[e Figure 18.](#page-21-1)

12) Matching applies to rising edge rate for CKx and falling edge rate for CK#x. It is measured using a ±75 mV window centered on the median cros point where
CKx rising meets CK#x falling. The median cross point is used to

(13) Clock DC impedance tolerance depends only on the tolerance of external 50Ω shunt resistors used in HCSL. The test used resistors with +/-1% tolerance.

* Values are over Recommended Operating Conditions

Figure 15. Single-Ended Measurement Points for Delta Cross Point

Figure 16. Single-Ended Measurement Points for Rise and Fall Time Matching

Figure 17. Differential Measurement Points for Rise and Fall Time

Figure 18. Differential Measurement Points for Ringback

Figure 19. Test Circuit

Table 12 4x4mm QFN Package Thermal Properties

(1) Theta-JA (JA) is the thermal resistance from junction to ambient when the package is mounted on a 4-layer JEDEC standard test board and dissipating maximum power

(2) Theta-JP (θ_{JP}) is the thermal resistance from junction to the center exposed pad on the bottom of the package)

Package Outline

Change history:

June 2019 revision-Initial release

a **MICROCHIP** company

Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA

Within the USA: +1 (800) 713-4113 **Outside the USA**: +1 (949) 380-6100 **Sales**: +1 (949) 380-6136 **Fax**: +1 (949) 215-4996

E-mail[: sales.support@microsemi.com](mailto:sales.support@microsemi.com)

© 2019 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.