www.ti.com

SN74ALVCH16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES020I-JULY 1995-REVISED NOVEMBER 2005

FEATURES

- Member of the Texas Instruments Widebus™
 Family
- Operates From 1.65 V to 3.6 V
- Max t_{pd} of 3.6 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

DESCRIPTION/ORDERING INFORMATION

This 16-bit transparent D-type latch is designed for 1.65-V to 3.6-V $V_{\rm CC}$ operation.

The SN74ALVCH16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the buslines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. \overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

DGG	OR	DL	PAC	KAGE
	(TC)P \	/IEW)

1 <u>0E</u> [1 U	48	1LE
1Q1 [2	47] 1D1
1Q2 [3	46] 1D2
GND [4	45	GND
1Q3 [5	44] 1D3
1Q4 [6	43] 1D4
V _{CC} [7	42] v _{cc}
1Q5 [8	41] 1D5
1Q6 [9	40] 1D6
GND [10	39	GND
1Q7 [11	38] 1D7
1Q8 [12	37] 1D8
2Q1 [13	36	2D1
2Q2 [14	35	2D2
GND [15	34	GND
2Q3 [16	33	2D3
2Q4 [17	32	2D4
v _{cc} [18	31	□ v _{cc}
2Q5 [19	30	2D5
2Q6	1	29	2D6
GND [21	28	GND
2Q7 [1	27	2D7
2Q8	1	26	2D8
20E	24	25	2LE
			1

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SN74ALVCH16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES020I-JULY 1995-REVISED NOVEMBER 2005




ORDERING INFORMATION

T _A	PACKAGE	(1)	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	FBGA – GRD	Tape and reel	SN74ALVCH16373GRDR	VH373	
	FBGA – ZRD (Pb-free)	rape and ree	SN74ALVCH16373ZRDR	VII3/3	
		Tube	SN74ALVCH16373DL		
	SSOP - DL		SN74ALVCH16373DLR	ALVCH16373	
		Tape and reel	74ALVCH16373DLG4	ALVUNI03/3	
–40°C to 85°C			74ALVCH16373DLRG4		
			SN74ALVCH16373DGGR		
	TSSOP – DGG	Tape and reel	74ALVCH16373DGGE4	ALVCH16373	
			74ALVCH16373DGGRG4		
	VFBGA – GQL	Tone and real	SN74ALVCH16373KR	\/\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	
	VFBGA – ZQL (Pb-free)	Tape and reel	74ALVCH16373ZQLR	- VH373	

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

GQL OR ZQL PACKAGE (TOP VIEW)



TERMINAL ASSIGNMENTS⁽¹⁾ (56-Ball GQL/ZQL Package)

	1	2	3 4		5	6
Α	1 OE	NC	NC	NC	NC	1LE
В	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	V _{CC}	V _{CC}	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
E	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
Н	2Q5	2Q6	V _{CC}	V _{CC}	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
K	2 OE	NC	NC	NC	NC	2LE

(1) NC - No internal connection

GRD OR ZRD PACKAGE (TOP VIEW)

	_	1	2	3	4	5	6	_
Α		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	_
В		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
С		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
D		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
E		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
F		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
G		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
Н		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
J		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
	\							_

TERMINAL ASSIGNMENTS⁽¹⁾ (54-Ball GRD/ZRD Package)

	1	2	3	4	5	6
Α	1Q1	NC	1 OE	1LE	NC	1D1
В	1Q3	1Q2	NC	NC	1D2	1D3
С	1Q5	1Q4	V _{CC}	V _{CC}	1D4	1D5
D	1Q7	1Q6	GND	GND	1D6	1D7
E	2Q1	1Q8	GND	GND	1D8	2D1
F	2Q3	2Q2	GND	GND	2D2	2D3
G	2Q5	2Q4	V _{CC}	V _{CC}	2D4	2D5
Н	2Q7	2Q6	NC	NC	2D6	2D7
J	2Q8	NC	2 OE	2LE	NC	2D8

(1) NC - No internal connection




13 2Q1



FUNCTION TABLE (EACH 8-BIT SECTION)

	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q_0
Н	X	Χ	Z

LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the DGG and DL packages.

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V_{CC}	Supply voltage range		-0.5	4.6	V	
VI	Input voltage range ⁽²⁾⁽³⁾			V _{CC} + 0.5	V	
Vo	Output voltage range ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V		
I _{IK}	Input clamp current	V _I < 0		-50	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA	
Io	Continuous output current		±50	mA		
	Continuous current through each V _{CC} or GND			±100	mA	
		DGG package		70		
0	Deckage thermal impedance (4)	DL package		63		
θ_{JA}	Package thermal impedance (4)	GQL/ZQL package		42		
		GRD/ZRD package		36		
T _{stg}	Storage temperature range		-65	150	°C	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

³⁾ This value is limited to 4.6 V maximum.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

SN74ALVCH16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES020I-JULY 1995-REVISED NOVEMBER 2005



Recommended Operating Conditions(1)

			MIN	MAX	UNIT		
V _{CC}	Supply voltage		1.65	3.6	V		
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}				
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V		
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2				
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$			
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V		
		V _{CC} = 2.7 V to 3.6 V		0.8			
VI	Input voltage		0	V _{CC}	V		
Vo	Output voltage		0	V _{CC}	V		
		V _{CC} = 1.65 V		-4			
	High level output ourrent	$V_{CC} = 2.3 \text{ V}$		-12	mA		
I _{OH}	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12	ША		
		$V_{CC} = 3 V$		-24			
		V _{CC} = 1.65 V		4			
	Low lovel output ourrent	V _{CC} = 2.3 V		12	 Λ		
I _{OL}	Low-level output current	V _{CC} = 2.7 V	12 24		mA		
		V _{CC} = 3 V					
Δt/Δν	Input transition rise or fall rate			10	ns/V		
T _A	Operating free-air temperature		-40	85	°C		

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCES020I-JULY 1995-REVISED NOVEMBER 2005

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

P/	ARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP(1)	MAX	UNIT			
		$I_{OH} = -100 \mu\text{A}$	1.65 V to 3.6 V	V _{CC} - 0.2					
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2					
		$I_{OH} = -6 \text{ mA}$	2.3 V	2		V			
V_{OH}			2.3 V	1.7					
		$I_{OH} = -12 \text{ mA}$	2.7 V	2.2					
			3 V	2.4					
		I _{OH} = -24 mA	3 V	2					
		I _{OL} = 100 μA	1.65 V to 3.6 V		0.2				
		I _{OL} = 4 mA	1.65 V		0.45				
.,		I _{OL} = 6 mA	2.3 V		0.4				
VOL	V _{OL}	10 1	2.3 V		0.7	V			
		I _{OL} = 12 mA	2.7 V		0.4				
		I _{OL} = 24 mA	3 V		0.55				
II		V _I = V _{CC} or GND	3.6 V		±5	μΑ			
		V _I = 0.58 V	1.65 V	25					
		V _I = 1.07 V	1.65 V	-25					
		V _I = 0.7 V	2.3 V	45					
I _{I(hold)}		V _I = 1.7 V	2.3 V	-45		μΑ			
		V _I = 0.8 V	3 V	75					
		V _I = 2 V	3 V	-75					
$\begin{split} I_{I} & V_{I} = V_{CC} \text{ or GND} \\ V_{I} = 0.58 \text{ V} \\ V_{I} = 1.07 \text{ V} \\ V_{I} = 0.7 \text{ V} \\ V_{I} = 0.7 \text{ V} \\ V_{I} = 0.8 \text{ V} \\ V_{I} = 2 \text{ V} \\ V_{I} = 0 \text{ to } 3.6 \text{ V}^{(2)} \end{split}$	V _I = 0 to 3.6 V ⁽²⁾	3.6 V		±500					
I _{OZ}		$V_O = V_{CC}$ or GND	3.6 V		±10	μΑ			
I _{CC}		$V_I = V_{CC}$ or GND $I_O = 0$	3.6 V		40	μΑ			
ΔI_{CC}		One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V		750	μΑ			
	Control inputs	V V CND	221/	3					
Ci	Data inputs	$V_I = V_{CC}$ or GND	3.3 V	6	pF				
Co	Outputs	$V_O = V_{CC}$ or GND	3.3 V	7		pF			

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 1.8 V MIN MAX		V_{CC} = 2.5 V \pm 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, LE high or low	(1)		3.3		3.3		3.3		ns
t_{su}	Setup time, data before LE \downarrow	(1)		1		1		1.1		ns
t _h	Hold time, data after LE↓	(1)		1.5		1.7		1.4		ns

⁽¹⁾ This information was not available at the time of publication.

⁽¹⁾ All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

SN74ALVCH16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES020I-JULY 1995-REVISED NOVEMBER 2005



Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT) V _{CC} = 1.8 V		V_{CC} = 2.5 V \pm 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INFOI)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
	D	Q	(1)	1	4.5		4.3	1.1	3.6	20
^l pd	LE		(1)	1	4.9		4.6	1	3.9	ns
t _{en}	ŌĒ	Q	(1)	1	6		5.7	1	4.7	ns
t _{dis}	ŌĒ	Q	(1)	1.2	5.1		4.5	1.4	4.1	ns

⁽¹⁾ This information was not available at the time of publication.

Operating Characteristics


 $T_A = 25^{\circ}C$

	PARAMETER			CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
0	Power dissipation	Outputs enabled	C - 50 pE	f = 10 MHz	(1)	19	22	nE	
C_{pd}	capacitance	Outputs disabled	$C_{L} = 50 \text{ pF},$	I = IU WIMZ	(1)	4	5	pF	

⁽¹⁾ This information was not available at the time of publication.




PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{pd} t _{PLZ} /t _{PZL}	Open V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

v	IN	PUT	V	v	_	ь	v	
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	R _L	V_{Δ}	
1.8 V	v _{cc}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V	
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V	
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \ \Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

15-Jan-2021

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74ALVCH16373DGGRG4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16373	Samples
SN74ALVCH16373DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16373	Samples
SN74ALVCH16373DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16373	Samples
SN74ALVCH16373DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH16373	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

15-Jan-2021

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
٧	V	Overall width of the carrier tape
ГР	1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCH16373DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74ALVCH16373DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

www.ti.com 5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74ALVCH16373DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0	
SN74ALVCH16373DLR	SSOP	DL	48	1000	367.0	367.0	55.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ALVCH16373DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated