# RENESAS

## EL5173, EL5373 450MHz Differential Twisted-Pair Drivers

# DATASHEET

FN7312 Rev 10.00 August 25, 2015

The EL5173 and EL5373 are single and triple high bandwidth amplifiers with a fixed gain of 2. They are primarily targeted for applications such as driving twisted-pair lines in component video applications. The inputs can be in either single-ended or differential form but the outputs are always in differential form.

The output common mode level for each channel is set by the associated REF pin, which has a -3dB bandwidth of over 190MHz. Generally, these pins are grounded but can be tied to any voltage reference.

All outputs are short circuit protected to withstand temporary overload condition.

The EL5173 and EL5373 are specified for operation over the full -40  $^\circ$  C to +85  $^\circ$  C temperature range.

## **Features**


- · Fully differential inputs and outputs
- Differential input range ±2.3V
- 450MHz 3dB bandwidth at fixed gain of 2
- 900V/µs slew rate (EL5173)
- 1100V/µs slew rate (EL5373)
- Single 5V or dual ±5V supplies
- 40mA maximum output current
- Low power 12mA per channel
- Pb-free available (RoHS compliant)


## **Applications**

- Twisted-pair drivers
- Differential line drivers
- · VGA over twisted-pairs
- ADSL/HDSL drivers
- · Single-ended to differential amplification
- · Transmission of analog signals in a noisy environment

# **Pinouts**

#### EL5173 (8 LD SOIC, MSOP) TOP VIEW







## **Pin Descriptions**

EL5173			EL5373	
PIN NUMBER	PIN NAME	PIN NUMBER	PIN NAME	PIN FUNCTION
1	IN+	2, 6, 10	INP1, INP2, INP3	Non-inverting inputs
2	EN	1	EN	ENABLE
3	IN-	3, 7, 11	INN1, INN2, INN3	Inverting inputs, note that on EL5173, this pin is also the REF pin
4	REF	4, 8, 12	REF1, REF2, REF3	Reference inputs, sets common-mode output voltage
5	OUTB	14, 17, 23	OUT3B, OUT2B, OUT1B	Inverting outputs
6	VS+	21	VSP	Positive supply
7	VS-	20	VSN	Negative supply
8	OUT	15, 18, 24	OUT3, OUT2, OUT1	Non-inverting outputs
-	NC	5, 9, 13, 16, 19, 22	NC	No connect; grounded for best crosstalk performance

# **Ordering Information**

PART NUMBER (Notes 1, 2, 3)	PART MARKING	PACKAGE (RoHS Compliant)	PKG. DWG. #
EL5173ISZ	5173ISZ	8 Ld SOIC	M8.15E
EL5173IYZ (No longer available, recommended replacement: EL5173ISZ)	ВААҮА	8 Ld MSOP	M8.118A
EL5373IUZ	EL5373IUZ	24 Ld QSOP	MDP0040

NOTES:

**1**. Add "-T\*" suffix for tape and reel. Please refer to <u>TB347</u> for details on reel specifications.

2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), please see device information page for <u>EL5173</u>, <u>EL5373</u>. For more information on MSL please see tech brief <u>TB363</u>.



#### Absolute Maximum Ratings (T<sub>A</sub> = +25°C)

Supply Voltage (V <sub>S</sub> + to V <sub>S</sub> -)	12.6V
Supply Voltage Slew Rate	<b>1</b> V/µs max.
Supply Voltage Rate-of-rise (dV/dT)	1V/µs
Input Voltage (IN+, IN- to V <sub>S</sub> +, V <sub>S</sub> -)	$V_{S}$ 0.3V to $V_{S}$ ++0.3V
Differential Input Voltage (IN+ to IN-)	±4.8V
Maximum Output Current	±60mA

#### **Thermal Information**

Operating Junction Temperature	+135°C
Recommended Operating Temperature	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Power Dissipation	See Curves
Pb-Free Reflow Profile	see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

#### **Electrical Specifications** $V_{S^+} = +5V$ , $V_{S^-} = -5V$ , $T_A = +25^{\circ}$ C, $V_{IN} = 0V$ , $R_{LD} = 200\Omega$ , $C_{LD} = 1pF$ , Unless Otherwise Specified.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 4)	TYP	MAX (Note 4)	UNIT
AC PERFORMANC	E				4	1
BW	-3dB Bandwidth			450		MHz
BW	±0.1dB Bandwidth			60		MHz
SR	Slew Rate - EL5173	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20% to 80%	750	900		V/µs
	Slew Rate - EL5373	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20% to 80%	900	1100		V/µs
t <sub>STL</sub>	Settling Time to 0.1%	V <sub>OUT</sub> = 2V <sub>P-P</sub>		10		ns
0S	Overshoot	V <sub>ODP-P</sub> = 2V		10		%
tovr	Output Overdrive Recovery Time			10		ns
V <sub>REF</sub> BW (-3dB)	V <sub>REF</sub> -3dB Bandwidth	A <sub>V</sub> =1, C <sub>LD</sub> = 2.7pF		190		MHz
V <sub>REF</sub> SR+	V <sub>REF</sub> Slew Rate - Rise	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20% to 80%		200		V/µs
V <sub>REF</sub> SR-	V <sub>REF</sub> Slew Rate - Fall	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20% to 80%		125		V/µs
V <sub>N</sub>	Input Voltage Noise	f = 10kHz		25		nV/√Hz
HD2	Second Harmonic Distortion	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 5MHz		84		dBc
HD2	Second Harmonic Distortion	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20MHz		71		dBc
HD3	Third Harmonic Distortion	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 5MHz		62		dBc
HD3	Third Harmonic Distortion	V <sub>OUT</sub> = 2V <sub>P-P</sub> , 20MHz		53		dBc
dG	Differential Gain at 3.58MHz	R <sub>LD</sub> = 300Ω, A <sub>V</sub> = 2		0.05		%
dθ	Differential Phase at 3.58MHz	R <sub>LD</sub> = 300Ω, A <sub>V</sub> = 2		0.08		٥
es	Channel Separation - for EL5373 only	at 1MHz		90		dB
INPUT CHARACTE	RISTICS		i			
V <sub>OS</sub>	Input Referred Offset Voltage			±3	±30	mV
I <sub>IN</sub>	Input Bias Current (V <sub>IN</sub> , V <sub>INB</sub> )	EL5173	-21	-11	-5	μA
		EL5373	-21	-13	-5	μA
I <sub>REF</sub>	INput Bias Current at REF	V <sub>REF</sub> = +3.2V	1		5	μA
		V <sub>REF</sub> = -3.2V	-1		+1	μA
Gain	Gain Accuracy	$V_{IN} = \pm 1V$	1.97	1.99	2.01	v
R <sub>IN</sub>	Differential Input Resistance			150		kΩ
C <sub>IN</sub>	Differential Input Capacitance			1		pF
DMIR	Differential Mode Input Range		±2	±2.3		v


PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 4)	ТҮР	MAX (Note 4)	UNIT
CMIR+	Common Mode Positive Input Range at V <sub>IN</sub> +, V <sub>IN</sub> -		3.1	3.4		v
CMIR-	Common Mode Negative Input Range at $V_{\text{IN}}\text{+},V_{\text{IN}}\text{-}$			-4.5	-4.2	v
V <sub>REFIN</sub> +	Reference Input - Positive	$V_{IN} + = V_{IN^-} = OV$	3.3	3.7		v
V <sub>REFIN⁻</sub>	Reference Input - Negative	$V_{IN} + = V_{IN^-} = OV$		-3.3	-3	v
V <sub>REFOS</sub>	Output Offset Relative to V <sub>REF</sub>		-100	50	+100	mV
CMRR	Input Common Mode Rejection Ratio	$V_{IN} = \pm 2.5 V$	60	80		dB
OUTPUT CHARACT	ERISTICS					
V <sub>OUT</sub>	Positive Output Voltage Swing	<b>R<sub>LD</sub> = 200</b> Ω	3.3	3.67		v
(EL5173)	Negative Output Voltage Swing			-3.3	-3	v
V <sub>OUT</sub>	Positive Output Voltage Swing	R <sub>LD</sub> = 200Ω	3.7	4		v
(EL5373)	Negative Output Voltage Swing	_		-3.7	-3.4	v
I <sub>OUT</sub> (Max)	Maximum Output Current	R <sub>L</sub> = 10Ω (EL5173)	±45	±55		mA
		R <sub>L</sub> = 10Ω (EL5373)	±40	±50		mA
R <sub>OUT</sub>	Output Impedance			60		mΩ
SUPPLY						
V <sub>SUPPLY</sub>	Supply Operating Range	$V_{S}$ + to $V_{S}$ -	4.75		11	v
I <sub>S(ON)</sub>	Power Supply Current - Per Channel		9	12	14	mA
I <sub>S(OFF)</sub> + (EL5173)	Positive Power Supply Current - Disabled	EN pin tied to 4.8V	60	80	100	μA
I <sub>S(OFF)</sub> - (EL5173)	Negative Power Supply Current - Disabled	_	-150	-120	-90	μA
I <sub>S(OFF)</sub> + (EL5373)	Positive Power Supply Current - Disabled	EN pin tied to 4.8V	0.5	2	10	μA
I <sub>S(OFF)</sub> - (EL5373)	Negative Power Supply Current - Disabled	_	-150	-120	-90	μA
PSRR	Power Supply Rejection Ratio	$V_S$ from ±4.5V to ±5.5V	60	73		dB
ENABLE						
t <sub>EN</sub>	Enable Time			100		ns
t <sub>DS</sub>	Disable Time			1.2		μs
VIH	EN Pin Voltage for Power-Up				V <sub>S</sub> + - 1.5	v
V <sub>IL</sub>	EN Pin Voltage for Shut-Down		V <sub>S</sub> + - 0.5			v
I <sub>IH-EN</sub>	EN Pin Input Current High - Per Channel	At V <sub>EN</sub> = 5V		40	60	μA
I <sub>IL-EN</sub>	EN Pin Input Current Low - Per Channel	At V <sub>EN</sub> = 0V	-5	-2.5		μA

### **Electrical Specifications** $V_{S^+} = +5V$ , $V_{S^-} = -5V$ , $T_A = +25^{\circ}$ C, $V_{IN} = 0V$ , $R_{LD} = 200\Omega$ , $C_{LD} = 1pF$ , Unless Otherwise Specified. (Continued)

NOTE:

4. Parameters with MIN and/or MAX limits are 100% tested at +25 °C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

# **Connection Diagrams**



EL5173,

, EL5373





FIGURE 2. EL5373



## **Typical Performance Curves**






FIGURE 4. FREQUENCY RESPONSE vs RLD




FIGURE 5. SMALL SIGNAL FREQUENCY RESPONSE vs CLD






FIGURE 6. FREQUENCY RESPONSE vs  $V_{REF}$ 











## Typical Performance Curves (Continued)




FIGURE 9. DIFFERENTIAL MODE OUTPUT BALANCE ERROR vs FREQUENCY





FIGURE 11. CHANNEL SEPARATION vs FREQUENCY








FIGURE 10. INPUT VOLTAGE NOISE vs FREQUENCY




FIGURE 12. SMALL SIGNAL BANDWIDTH vs SUPPLY VOLTAGE




FIGURE 14. HARMONIC DISTORTION vs DIFFERENTIAL OUTPUT VOLTAGE



# Typical Performance Curves (Continued)




FIGURE 15. HARMONIC DISTORTION vs RLD




FIGURE 17. SMALL SIGNAL TRANSIENT RESPONSE




FIGURE 19. OUTPUT IMPEDANCE (DISABLED)





FIGURE 16. HARMONIC DISTORTION vs FREQUENCY








FIGURE 20. OUTPUT IMPEDANCE (ENABLED)

# Typical Performance Curves (Continued)




FIGURE 21. DISABLED RESPONSE




FIGURE 23. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE






FIGURE 22. ENABLED RESPONSE







# **Simplified Schematic**



# **Description of Operation and Application Information**

#### **Product Description**

The EL5173 and EL5373 are wide bandwidth, low power and single/differential ended to differential output amplifiers. They have a fixed gain of 2. The EL5173 is a single channel differential amplifier. The EL5373 is a triple channel differential amplifier. The EL5173 and EL5373 have a -3dB bandwidth of 450MHz while driving a  $200\Omega$  differential load. The EL5173 and EL5373 are available with a power-down feature to reduce the power while the amplifiers are disabled.

## Input, Output and Supply Voltage Range

The EL5173 and EL5373 have been designed to operate with a single supply voltage of 5V to 10V or split supplies with its total voltage from 5V to 10V. The amplifiers have an input common mode voltage range from -4.5V to 3.4V for  $\pm$ 5V supply. The differential mode input range (DMIR) between the two inputs is from -2.3V to +2.3V. The input voltage range at the REF pin is from -3.3V to 3.7V. If the input common mode or differential mode signal is outside the above-specified ranges, it will cause the output signal to become distorted.

The output of the EL5173 and EL5373 can swing from -3.3V to 3.6V at 200 $\Omega$  differential load at ±5V supply. As the load resistance becomes lower, the output swing is reduced.

#### Differential and Common Mode Gain Settings

As shown in the "Simplified Schematic" on page 9, since the feedback resistors RF and the gain resistor are integrated with  $200\Omega$  and  $400\Omega$ , the EL5173 and EL5373 have a fixed gain of 2. The common mode gain is always one.

#### **Driving Capacitive Loads and Cables**

The EL5173 and EL5373 can drive 16pF differential capacitor in parallel with 200 $\Omega$  differential load with less than 3.5dB of peaking. If less peaking is desired in applications, a small series resistor (usually between  $5\Omega$  to  $50\Omega$ ) can be placed in series with each output to eliminate most peaking. However, this will reduce the gain slightly.

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, a back-termination series resistor at the amplifier's output will isolate the amplifier from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. Again, a small series resistor at the output can help to reduce peaking.

#### **Disable/Power-Down**

The EL5173 and EL5373 can be disabled and placed their outputs in a high impedance state. The turn-off time is about 1.2  $\mu$ s and the turn-on time is about 100ns. When disabled, the amplifier's supply current is reduced to 40  $\mu$ A for I<sub>S</sub>+ and 2.5  $\mu$ A for I<sub>S</sub>- typically, thereby effectively eliminating the power consumption. The amplifier's power-down can be controlled by standard CMOS signal levels at the ENABLE pin. The applied

logic signal is relative to V<sub>S</sub>+ pin. Letting the  $\overline{\text{EN}}$  pin float or applying a signal that is less than 1.5V below V<sub>S</sub>+ will enable the amplifier. The amplifier will be disabled when the signal at  $\overline{\text{EN}}$  pin is above V<sub>S</sub>+ - 0.5V.

#### **Output Drive Capability**

The EL5173 and EL5373 have internal short circuit protection. Its typical short circuit current is  $\pm 55$ mA. If the output is shorted indefinitely, the power dissipation could easily increase such that the part will be destroyed. Maximum reliability is maintained if the output current never exceeds  $\pm 60$ mA. This limit is set by the design of the internal metal interconnect.

#### **Power Dissipation**

With the high output drive capability of the EL5173 and EL5373, it is possible to exceed the  $\pm$ 125 °C absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if the load conditions or package types need to be modified for the amplifier to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to Equation 1:

$$PD_{MAX} = \frac{T_{JMAX} - T_{AMAX}}{\Theta_{JA}}$$
(EQ. 1)

Where:

- T<sub>JMAX</sub> = Maximum junction temperature
- T<sub>AMAX</sub> = Maximum ambient temperature
- $\theta_{JA}$  = Thermal resistance of the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or as expressed in Equation 2:

$$PD = i \times \left( V_{STOT} \times I_{SMAX} + (V_{STOT} - \Delta V_O) \times \frac{\Delta V_O}{R_{LD}} \right)$$
(EQ. 2)

Where:

 $V_{STOT}$  = Total supply voltage =  $V_{S}$ + -  $V_{S}$ -

I<sub>SMAX</sub> = Maximum quiescent supply current per channel

 $\Delta V_0$  = Maximum differential output voltage of the application

R<sub>LD</sub> = Differential load resistance

ILOAD = Load current

i = Number of channels

By setting the two  $PD_{MAX}$  equations equal to each other, we can solve the output current and  $R_{LOAD}$  to avoid the device overheat.





#### Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as short as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the V<sub>S</sub>- pin is connected to the ground plane, a single 4.7µF tantalum capacitor in parallel with a 0.1µF ceramic capacitor from V<sub>S</sub>+ to GND will suffice. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used. In this case, the V<sub>S</sub>- pin becomes the negative supply rail.

For good AC performance, parasitic capacitance should be kept to minimum. Use of wire-wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided if possible. Sockets add parasitic inductance and capacitance that can result in compromised performance. Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be placed very close to the inverting input pin. Strip line design techniques are recommended for the signal traces.

# **Typical Applications**







# **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE	
August 25, 2015	FN7312.10	- Ordering Information Table on page 2. - Added Revision History and About Intersil sections.	

# **About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <u>www.intersil.com</u>.

You may report errors or suggestions for improving this datasheet by visiting <u>www.intersil.com/ask</u>.


Reliability reports are also available from our website at www.intersil.com/support




# Package Outline Drawing

## M8.15E


8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 0, 08/09




TOP VIEW








TYPICAL RECOMMENDED LAND PATTERN



SIDE VIEW "B"



#### NOTES:


- Dimensions are in millimeters.
  Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
- Dimension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 identifier may be either a mold or mark feature.
- 6. Reference to JEDEC MS-012.




# Package Outline Drawing


## M8.118A

8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE (MSOP) Rev 0, 9/09





TOP VIEW





SIDE VIEW 1







NOTES:


- 1. Dimensions are in millimeters.
- 2. Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSE Y14.5m-1994.
- 3. Plastic or metal protrusions of 0.15mm max per side are not included.
- 4. Plastic interlead protrusions of 0.25mm max per side are not included.
- 5. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 6. This replaces existing drawing # MDP0043 MSOP 8L.




## Quarter Size Outline Plastic Packages Family (QSOP)









#### **MDP0040**

QUARTER SIZE OUTLINE PLASTIC PACKAGES FAMILY

	INCHES				
SYMBOL	QSOP16	6 QSOP24 QSOP28		TOLERANCE	NOTES
А	0.068	0.068	0.068	Max.	-
A1	0.006	0.006	0.006	±0.002	-
A2	0.056	0.056	0.056	±0.004	-
b	0.010	0.010	0.010	±0.002	-
с	0.008	0.008	0.008	±0.001	-
D	0.193	0.341	0.390	±0.004	1, 3
E	0.236	0.236	0.236	±0.008	-
E1	0.154	0.154	0.154	±0.004	2, 3
е	0.025	0.025	0.025	Basic	-
L	0.025	0.025	0.025	±0.009	-
L1	0.041	0.041	0.041	Basic	-
N	16	24	28	Reference	-
				R	ev. F 2/07

NOTES:

1. Plastic or metal protrusions of 0.006" maximum per side are not included.

2. Plastic interlead protrusions of 0.010" maximum per side are not included.

3. Dimensions "D" and "E1" are measured at Datum Plane "H".

4. Dimensioning and tolerancing per ASME Y14.5M-1994.

© Copyright Intersil Americas LLC 2005-2015. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <u>www.intersil.com/en/support/qualandreliability.html</u>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

FN7312 Rev 10.00 August 25, 2015

