

ANALOG CMOS 220 MHz True-Color Graphics
Triple 10-Rit Video RAM-DAC **Triple 10-Bit Video RAM-DAC**

ADV7150

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

© Analog Devices, Inc., 1996

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/ 329-4700 Fax: 617/ 326-8703

ADV7150—SPECIFICATIONS (V_{AA}¹ = +5 V; V_{REF} = +1.235 V; R_{SET} = 280 Ω . IOR, IOG, IOB (R = 37.5 Ω ,

 C_{L} = 10 pF); $\overline{\text{IOR}}$, $\overline{\text{IOR}}$, $\overline{\text{IOB}}$ = GND. All specifications T_{MIN} to T_{MAX}^2 unless otherwise noted.)

NOTES

 $1\pm 5\%$ for all versions.

²T emperature range (T_{MIN} to T_{MAX}): 0°C to +70°C; T_J (Silicon Junction Temperature) ≤ 100 °C.

³Pixel Port is continuously clocked with data corresponding to a linear ramp. T_J = 100°C.

⁴C lock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. Glitch impulse includes clock and data feedthrough.

 5 T T L input values are 0 to 3 volts, with input rise/fall times \leq 3 ns, measured the 10% and 90% points. Timing reference points at 50% for inputs and outputs.

⁶D AC -to-D AC crosstalk is measured by holding one D AC high while the other two are making low-to-high and high-to-low transitions.

Specifications subject to change without notice.

 TIMING CHARACTEN STICS^1 (V_{AA}² = +5 V; V_{REF} = +1.235 V; R_{SET} = 280 $\boldsymbol{\Omega}$. IOR, IOG, IOB (R_L = 37.5 $\boldsymbol{\Omega}$, C_L = 10 pF); $\overline{\textbf{IOR}}$, $\overline{\textbf{IOB}}$, $\overline{\textbf{IOB}}$ = GND. All specifications T_MIN to T_MAX^3 unless otherwise noted.)

220 MHz 170 MHz 135 MHz 110 MHz 85 MHz
Version Version Version Version Version **Parameter Version Version Version Version Version Units Conditions/Comments** f_{CLOCK} 220 170 135 110 85 MHz max Pixel CLOCK Rate
t₁ 4.55 5.88 7.4 9.1 11.77 ns min Pixel CLOCK Cycle t¹ 4.55 5.88 7.4 9.1 11.77 ns min Pixel CLOCK Cycle T ime t² 2 2.5 3.2 4 4 ns min Pixel CLOCK H igh T ime t_3 t_4 t_5 t_6 t_7 t_8 t_9 t_{10} t_{11} t_{12} t_{13} t_{14} $t_{$ t_4 10 10 10 10 10 10 ns max Pixel CLOCK to LOADOUT Delay $\frac{f_{\text{LOADIN}}}{1.1 \text{ Multiplexing}}$ 110 110 110 110 85 MHz max LOAD IN Clocking Rate $1:1$ Multiplexing 2:1 M ultiplexing 110 85 67.5 55 42.5 M H z max 4:1 M ultiplexing $\begin{array}{|l|c|c|c|c|c|c|c|c|} \hline \text{42.5} & \text{42.5} & \text{33.75} & \text{27.5} & \text{21.25} & \text{MHz max} \end{array}$ 9.1 $\Big|$ 9.1 $\Big|$ 9.1 $\Big|$ 9.1 $\Big|$ ns min $\Big|$ LOAD IN Cycle Time 1:1 M ultiplexing $\begin{bmatrix} 9.1 & 9.1 & 9.1 & 9.1 & n \end{bmatrix}$ ns min
2:1 M ultiplexing $\begin{bmatrix} 9.1 & 9.1 & 9.1 & 9.1 & n \end{bmatrix}$ 14.8 $\begin{bmatrix} 9.1 & 9.1 & 9.1 & n \end{bmatrix}$ ns min 2:1 Myltiplexing 9.1 1.76 14.8 18.18 23.53 ns min
4:1 Multiplexing 3.18 23.53 29.63 36.36 47.1 ns min 4:1 Maltiplexing $\bigcup_{8.18} 8.18 \big/ 23.53 \big/ 29.63 \big/ 36.36 \big/ 47.1 \big/ 0.8 \min$ $\begin{array}{c|c|c|c|c|c|c} \hline \end{array}$ LOAD IN High Time 1:1 Multiplexing $\begin{pmatrix} 4 \\ 2.1 \end{pmatrix}$ $\begin{pmatrix} 4 \\ 6 \end{pmatrix}$ $\begin{pmatrix} 4 \\ 8 \end{pmatrix}$ $\begin{pmatrix} 4 \\ 6 \end{pmatrix}$ ns min 2:1 Multiplexing $\begin{bmatrix} 4 \end{bmatrix}$ $\begin{bmatrix} 8 \ 9 \end{bmatrix}$ $\begin{bmatrix} 9 \ 12 \end{bmatrix}$ $\begin{bmatrix} 8 \ 15 \end{bmatrix}$ 4:1 Multiplexing $8/19$ 19 12 $112/15$ 15 18 ns m/m t_7 1:1 Multiplexing 4 $\left(\frac{1}{4} \right)$ $\left($ 1:1 Multiplexing $\begin{array}{|c|c|c|c|c|}\n1.1 & \text{Multiplexing} & 4 & 5 & 6 & 8\n\end{array}\n\qquad \qquad \begin{array}{|c|c|c|c|}\n\hline\n8 & 4 & 8\n\end{array}\n\qquad \qquad \begin{array}{|c|c|c|c|}\n\hline\n9 & 4 & 8\n\end{array}$ 2:1 Multiplexing $\begin{array}{c|c} 4 & 5 \\ 4:1 \text{ Multiplexing} & 8 \end{array}$ $\begin{array}{c} 6 \\ 9 \end{array}$ $\begin{array}{c} 6 \\ 12 \end{array}$ 4:1 Multiplexing 8 9 $\begin{array}{|c|c|c|c|c|c|}\n\hline\n0&0&0&0&0\n\end{array}$ 15 $\begin{array}{|c|c|c|c|c|}\n\hline\n0&0&0&0\n\end{array}$ t⁸ 0 0 0 0 0 ns min Pixel D ata Setup T ime t⁹ 5 5 5 5 5 ns min Pixel D ata H old T ime t_{10} t_{10} t_{-5} t_{-5 τ – t_{11} 5 ns max [LOAD QUT to LOAD IN Delay] t_{PD}^{ν}
1:1 Multiplexing ⁶ Pipeline D elay $\begin{array}{c|ccccc} 5 & & 5 & & 5 \\ 6 & & 6 & & 6 \end{array}$ $\begin{array}{c|ccccc} 5 & & 5 & & 5 \\ 6 & & 6 & & 6 \end{array}$ CLOCKs $(1 \times \text{CLOCK} = t_1)$ 2:1 M ultiplexing 6 6 6 6 6 CLOCKs 4:1 M ultiplexing 8 8 8 8 8 CLOCKs t_{12} 10 10 10 10 10 10 ns max Pixel CLOCK to PRGCKOUT Delay t_{13} t_{14} t_{15} t_{16} t_{17} t_{18} t_{19} t_{10} t_{11} t_{12} t_{13} t_{14} t_{15} t_{16} t_{17} t_{18} t_{19} t_{10} t_{11} t_{12} t_{13} t_{14} t_{15} t_{16} t_{17} t_{18} t_{19} t_{10 $\begin{array}{c|c|c|c|c|c|c|c|c} 5 & & 5 & 5 & 5 & 5 & 5 & 5 \ 1 & & 1 & & 1 & 1 & 1 \end{array}$ $\begin{array}{c|c|c|c|c} \hline \text{BIANK to SCKIN Setup Time} \ \hline \text{BLANK to SCKIN Hold Time} \end{array}$ t_{15} 1 1 1 1 1 1 1 ns min **BLANK** to SCKIN Hold Time **EXECUTE:**
 OBSOLUTE:
 OBSOLETE:
 OBSOLETE:

CLOCK CONTROL AND PIXEL PORT⁴

ANALOG OUTP UTS⁷

MP U P ORTS8, 9

NOTES

¹TTL input values are 0 to 3 volts, with input rise/fall times \leq 3 ns, measured between the 10% and 90% points. ECL inputs (CLOCK, CLOCK) are V_{AA} –0.8 V to V_{AA} –1.8 V, with input rise/fall times \leq 2 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Analog output load ≤ 10 pF. Databus (D0-D9) loaded as shown in Figure 1. Digital output load for LOADOUT, PRGCKOUT, SCKOUT, I PLL and $\overline{\text{SYNCOUNT}} \leq 30$ pF.

 $2\pm5\%$ for all versions.

³T emperature range (T_{MIN} to T_{MAX}): 0°C to +70°C; T_J (Silicon Junction Temperature) ≤ 100°C.

⁴Pixel Port consists of the following inputs: Pixel Inputs: RED [A, B, C, D]; GREEN [A, B, C, D]; BLUE [A, B, C, D], Palette Selects: PS0 [A, B, C, D]; PS1 [A, B, C, D]; Pixel Controls: SYNC, BLANK; Clock Inputs: CLOCK, CLOCK, LOADIN, SCKIN; Clock Outputs: LOADOUT, PRGCKOUT, SCKOUT. 5τ is the LOADOUT Cycle Time and is a function of the Pixel CLOCK Rate and the Multiplexing Mode: 1:1 multiplexing; τ= CLOCK = t₁ ns. 2:1 Multiplexing; $\tau = \text{CLOCK} \times 2 = 2 \times t_1$ ns. 4:1 Multiplexing; $\tau = \text{CLOCK} \times 4 = 4 \times t_1$ ns.

⁶These fixed values for Pipeline Delay are valid under conditions where t₁₀ and τ -t₁₁ are met. If either t₁₀ or τ -t₁₁ are not met, the part will operate but the Pipe line Delay is increased by 2 additional CLOCK cycles for 2:1 Mode and is increased by 4 additional CLOCK cycles for 4:1 Mode, after calibration is performed. ⁷Output delay measured from the 50% point of the rising edge of C LOC K to the 50% point of full-scale transition. Output rise/fall time measured between the 10% and 90% points of full-scale transition. T ransition time measured from the 50% point of full-scale transition to the output remaining within 2% of the final output value (T ransition time does not include clock and data feedthrough).

 $s_{t_{23}}$ and t_{24} are measured with the load circuit of Figure 1 and defined as the time required for an output to cross 0.4 V or 2.4 V.

 9 t₂₅ is derived from the measured time taken by the data outputs to change by 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging the 100 pF capacitor. This means that the time, t₂₅, quoted in the Timing Characteristics is the true value for the device and as such is independent of external databus loading capacitances.

Figure 5. Pixel Input to Analog Output Pipeline with Maximum LOADOUT to LOADIN Delay (4:1 Multiplex Mode)

***INCLUDES PIXEL DATA (R0–R7, G0–G7, B0–B7); PALETTE SELECT INPUTS (PS0–PS1); BLANK; SYNC**

Figure 7. Pixel Input to Analog Output Pipeline with Maximum LOADOUT to LOADIN Delay (2:1 Multiplex Mode)

FOR IPLL AND SYNCOUT.

Figure 10. Analog Output Response vs. CLOCK

occur on devices subjected to high energy electrostatic discharges. T herefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

ABSOLUTE MAXIMUM RATINGS ¹

NOTES

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Analog Output Short Circuit to any Power Supply or Common can be of an indefinite duration.

ORD ERING GUID E1, 2, 3

NOTES

¹AD V7150 is packaged in a 160-pin plastic quad flatpack, QFP.

²All devices are specified for 0° C to $+70^{\circ}$ C operation.

³C ontact sales office for latest information on package design.

16- Lead QFP Configuration

ESD SENSITIVE DEVICE

 $NC = No$ Connect.

PIN FUNCTION DESCRIPTION

ı

(Continued from page 1)

The device consists of three, high speed, 10-bit, video D/A converters (RGB), three 256×10 (one 256×30) color look-up tables, palette priority selects, a pixel input data multiplexer/ serializer and a clock generator/divider circuit. The AD V7150 is capable of 1:1, 2:1 and 4:1 multiplexing. T he onboard palette priority select inputs enable multiple palette devices to be connected together for use in multipalette and window applications. The part is controlled and programmed through the microprocessor (M PU) port. T he part also contains a number of onboard test registers, associated with self diagnostic testing of the device. T he individual Red, Green and Blue pixel input ports allow True-Color, image rendition. True-Color image rendition, at speeds of up to 220 M H z, is achieved through the use of the onboard data multiplexer/serializer. T he pixel input port's flexibility allows for direct interface to most standard frame buffer memory configurations.

T he 30 bits of resblution/associated with the color look-up table
and triple 10/bit DAC, realizes 24-bit True Eelor resolution, and triple 10/bit D AC, realizes 24while also allowing for the onboard implementation of linearization algorithms, such as Gamma-Correction. This allows effective 30-Bit True-Color operation. The ADV150 is packaged in a plastic 160-pin power quad flat-

infly yiews (boltom associated with the comparation of the space of the comparation of the ADV150 is packaged in a plastic 160-pin power quad flat-

in any form

CIRCUIT D ETAILS AND OPERATION OVERVIEW

D igital video or pixel data is latched into the AD V7150 over the devices Pixel Port. T his data acts as a pointer to the onboard Color Palette RAM . T he data at the RAM address pointed to is latched into the digital-to-analog converters (D ACs) and output as an RGB analog video signal.

For the purposes of clarity of description, the AD V7150 is broken down into three separate functional blocks. These are:

- 1. Pixel port and clock control circuit
- 2. MPU port, registers and color palette
- 3. D igital-to-analog converters and video outputs

T able I shows the architectural and packaging differences between other devices in the AD V715x series of workstation parts. (For more details consult the relevant data sheets.)

Table I. Architectural and Packaging D ifferences of the AD V715x Series

*See AD V7151 and AD V7150 data sheets for more information on these parts.

The on-chip video clock controller circuit generates all the internal clocking and some additional external clocking signals. An external ECL oscillator source with differential outputs is all that is required to drive the CLOCK and CLOCK inputs of the AD V7150. T he part can also be driven by an external clock generator chip circuit, such as the AD 730.

The AD V7150 is capable of generating RGB video output signals which are compatible with RS-343A and RS-170 video standards, without requiring external buffering.

T est diagnostic circuitry has been included to complement the users system level debugging.

The AD V7150 is fabricated in a $+5$ V CM OS process. Its monolithic CM OS construction ensures greater functionality with low power dissipation.

The AD V7150 is packaged in a plastic 160-pin power quad flatpack (QFP). Superior thermal dissipation is achieved by inclusion of a copper heatslug, within the standard package outline to which the die is attached.

Pixel Port and Clock Control Circul The Pixel Port of the AD ∇ 7150 is directly interfaced

vid ℓ o/graphics pipeline/of a computer graphids subsystem connected directly for through a gate array to the video RAM of the systems Frame-Buffer (video memory). The pixel port on the device consists of:

Palette Selects

Color Data RED, GREEN, BLUE
Pixel Controls SYNC, BLANK **SYNC, BLANK**
PS0-PS1

The associated clocking signals for the pixel port include:

Clock Inputs CLOCK, CLOCK, LOAD IN, SCKIN Clock Outputs LOADOUT, PRGCKOUT, SCKOUT

These onboard clock control signals are included to simplify interfacing between the part and the frame buffer. Only two control input signals are necessary to get the part operational, CLOCK and CLOCK (ECL Levels). No additional signals or external glue logic are required to get the *Pixel Port & Clock Control Circuit* of the part operational*.*

Pixel Port (Color Data)

The AD V7150 has 96 color data inputs. The part has four (for 4:1 multiplexing) 24-bit wide direct color data inputs. T hese are user programmed to support a number of color data formats including 24-Bit T rue Color, 15-Bit T rue Color and 8-Bit Pseudo Color (see "Color D ata Formats" section) in 4:1, 2:1 and 1:1 multiplex modes.

Figure 12. Multiplexed Color Inputs for the ADV7150

Color data is latched into the parts pixel port on every rising edge of LOADIN (see Timing Waveform, Figure 3). The required frequency of LOAD IN is determined by the multiplex rate, where:

Other pixel data signals latched into the device by LOAD IN include SYNC, BLANK and PS0–PS1.

Internally, data is pipelined through the part by the differential pixel clock inputs, CLOCK and CLOCK. The LOADIN control signal needs only have a frequency synchronous relationship to the pixel CLOCK (see "Pipeline Delay & Onboard Calibration" section). A completely phase independent LOADIN signal can be used with the AD V7150, allowing the CLOCK to occur mywhere during the LOADIN cycle.

Alternatively, the LOADONT signal of the AD V7150 can be used. LOADOUT can be connected either directly or indirectly to LOAD IN. Its frequency is automatically set to the correct LOADIN requirement.

SYNC, BLANK

The BLANK and SYNC video control signals/drive the analog outputs to the blanking and $\overline{\text{SYN}}$ events respectively. These signals are latched into the part on the rising edge of $LODAN$ The SYNC information is encoded onto the IOG analog signal when Bit CR22 of Command Register 2 is set to a Logic "1." The SYNC input is ignored if CR22 is set to "0." **EXERCISE THE CONSULTER SET AND ASSOCIATE CONSULTER SET AND CONSULTER SET AND CONSULTER SET AND ASSOCIATE AND ASSOCIATE AND ASSOCIATE CONSULTER SET AND SOLUTE CONSULTER THE SET AND CONSULTER SET AND SOLUTE CONSULTER THE SE**

SYNCOUT

In some applications where it is not permissible to encode $\overline{\text{SYNC}}$ on green (IOG), $\overline{\text{SYNCOUT}}$ can be used as a separate TTL digital $\overline{\text{SYNC}}$ output. This has the advantage over an independent (of the AD V7150) $\overline{\text{SYNC}}$ in that it does not necessitate knowing the absolute pipeline delay of the part. T his allows complete independence between LOAD IN /Pixel D ata and CLOCK. T he SYNC input is connected to the device as normal with Bit CR22 of Command Register 2 set to "0" thereby preventing SYNC from being encoded onto IOG. Bit CR12 of Command Register 1 is set to "1," enabling SYNCOUT. T he output signal generates a TTL SYNCOUT with correct pipeline delay that is capable of directly driving the composite $\overline{\text{SYNC}}$ signal of a computer monitor.

P S0–P S1 (P alette P riority Select Inputs)

These pixel port select inputs determine whether or not the device is selected. T hese controls effectively determine whether the devices RGB analog outputs are turned-on or shut down. When the analog outputs are shut down, IOR, IOG and IOB are forced to 0 mA regardless of the state of the pixel and control data inputs. This state is determined on a pixel by pixel basis as the PS0–PS1 inputs are multiplexed in exactly the same format as the pixel port color data. T hese controls allow for switching between multiple palette devices (see Appendix 4). If the values of PS0 and PS1 match the values programmed into bits MR16 and MR17 of the Mode Register, then the device is selected, if there is no match the device is effectively shut down.

Multiplexing

The onboard multiplexers of the AD V7150 eliminate the need for external data serializer circuits. Multiple video memory devices can be connected, in parallel, directly to the device.

Figure 13. Direct Interfacing of Video Memory to ADV7150

Figure 13 shows four memory banks of 33 MHz memory connected to the AD V7150, running in 4:1 multiplex mode, giving a resultant pixel or dot clock rate of 132 MHz. As mentioned in the previous section, the AD V7150 supports a number of color data formats in 4:1, 2:1 and 1:1 multiplex modes.

In $1:1$ multiplex mode, the AD V7150 is clocked using the $\frac{1}{2}$ OADIN signal. \oint his means that there is no requirement for differential ECL inputs on CLOCK and CLOSK. The pixel clock is connected directly to LOAD IN. (Note: The ECL CLOCK can still be used to generate LQADOUT PRGCKOUT, e

CLOCK CONTROL CIRCUIT

The AD V7150 has an integrated Q lock Control Contrit (Eigure 14). This circuit is capable of both generating the AD V7150's internal clocking signals as well as external graphics subsystem clocking signals. T otal system synchronization can be attained by using the parts output clocking signals to drive the controlling graphics processor's master clock as well as the video frame buffers shift clock signals.

Figure 14. Clock Control Circuit of the ADV7150

CLOCK, CLOCK Inputs

The Clock Control Circuit is driven by the pixel clock inputs, CLOCK and CLOCK. T hese inputs can be driven by a differential ECL oscillator running from a +5 V supply.

Alternatively, the AD V7150 CLOCK inputs can be driven by a Programmable Clock Generator (Figure 15), such as the ICS1562. T he ICS1562 is a monolithic, phase-locked-loop, clock generator chip. It is capable of synthesizing differential ECL output frequencies in a range up to 220 MHz from a single low frequency reference crystal.

Figure 15. PLL Generator Driving CLOCK, CLOCK of the ADV7150

CLOCK CONTROL SIGNALS LOAD OUT

The ADV7150 generates a LOADOUT control signal which runs at a divided down frequency of the pixel CLOCK. T he frequency is automatically set to the programmed multiplex rate, controlled by CR37 and CR36 of Command Register 3.

The LOADOUT signal is used to directly drive the LOADIN pixel latch signal of the AD V7150. T his is most simply achieved by tying the LOADOUT and LOAD IN pins together. Alternatively, the LOAD OUT signal can be used to drive the frame buffer's shift clock signals, returning to the LOADIN input delayed with respect to LOADOUT.

If it is not necessary to have a known fixed number of pipeline delays, then there is no limitation on the delay between LOAD - OUT and LOADIN (LOADOUT(1) and LOADOUT(2)).

LOADIN and Pixel Data must conform to the setup and hold times $(t_8 \text{ and } t_9)$.

If, however, it is required that the AD V7150 has a fixed number of pipeline delays (t_{PD}) , LOAD OUT and LOAD IN must conform to timing specifications t_{10} and τ - t_{11} as illustrated in Figures 4 to 7.

Figure 16. LOADOUT vs. Pixel Clock Input (CLOCK, CLOCK) **P RGCKOUT**

The PRGCKOUT control signal outputs a user programmable clock frequency. It is a divided down frequency of the pixel $\overline{\text{CLOCK}}$ (see Figure 8). The rising edge of PRGCKOUT is synchronous to the rising edge of LOAD OUT

fPRGCKOUT = fCLOCK/N

One application of the PRGCKOUT is to use it as the master clock frequency of the graphics subsystems processor or controller.

where $N = 14, 8, 16$ or 32.

SCKIN, SCKOUT These video memory signals are used to minimize external support chips. Figure/17 illustrates the function that is provided. An input signal applied to SCRIN is synchronously AND-ed with the video blanking signal $(BLANK)$. The resulting signal is output on SCKOUT. Figure 9 of the Timing Waveform section shows the relationship between SCKOUT, SCKIN and BLANK.

Figure 17. SCKOUT Generation Circuit

The SCKOUT signal is essentially the video memory shift control signal. It is stopped during the screen retrace. Figure 18 shows a suggested frame buffer to AD V7150 interface. T his is a minimum chip solution and allows the AD V7150 control the overall graphics system clocking and synchronization.

Figure 18. ADV7150 Interface Using SCKIN and SCKOUT

P ipeline D elay and Onboard Calibration

The AD V7150 has a fixed number of pipeline delays (t_{PD}) , so long as timings t_{10} and τ - t_{11} are met. However, if a fixed pipeline delay is not a requirement, timings t_{10} and τ - t_{11} can be ignored, a calibration cycle must be run and there is no restriction on LOADIN to LOADOUT timing. If timings t_{10} and τ - t_{11} are not met, the part will function correctly though with an increased number of pipeline delays, t_{PD} + N CLOCKS (for 4:1 mode $N = 4$, for 2:1 mode $N = 2$, for 1:1 mode $N = 0$). The ADV7150 has onboard calibration circuitry which synchronizes pixel data and LOADIN with the internal AD V7150 clocking signals. Calibration can be performed in two ways: during the devices initialization sequence by toggling two bits of the M ode Register, M R10 followed by MR15, or by writing a "1" to Bit CR10 of Command Register 1 which executes a calibration on every Vertical Sync.

COLOR VID EO MOD ES

The AD $\sqrt{7150}$ supports a number of color video modes all at the maximum video trate.

ammand bits CR24–CR2K of Command Register 2 along with Bit MR11 of Mode Register 1 determine the color mode

24- Bit "Gam ma" True Color

 $(CR25, CR26, CR27 = 1, 1, 1$ and MR1 The part is set to 24-bit/30-bit T rue-Color operation. The pix port accepts 24 bits of color data which is directly mapped to the Look-Up T able RAM . T he Look-Up T able is configured as a 256 location by 30 bits deep RAM (10 bits each for Red, Green and Blue). T he output of the RAM drives the DACs with 30-bit data (10 bits each for Red, Green and Blue). T he RAM is preloaded with a user determined, nonlinear function, such as a gamma correction curve.

This mode allows for the display of full 24-bit, Gamma-Corrected T rue-Color Images.

24- Bit "Standard" True Color (CR25, CR26, CR27 = 1, 1, 1 and MR11 = 0)

This mode sets the part into direct 24-bit True-Color operation. The pixel port accepts 24 bits of color data which is directly mapped to Look-Up T able RAM . T he Look-Up T able is configured as a 256 location by 24 bits deep RAM (8 bits each for Red, Green and Blue) and essentially acts as a bypass RAM . The output of the RAM drives the DACs with 24-bit data (8) bits each for Red, Green and Blue). The RAM is preloaded with a linear function.

This mode allows for the display of full 24-bit True-Color Images.

Figure 20. 24-Bit to 24-Bit Direct True-Color Configuration

8- Bit "Gam m a" P seudo Color (CR25, CR26, CR27 = X, 0, 0 or X, 1, 0 or X, 0, 1 and MR11 = 1)

This mode sets the part into 8-bit Pseudo-Color operation. The pixel port accepts 8 bits of pixel data which indexes a 30-bit word in the Look-Up T able RAM . T he Look-Up T able is configured as a 256 location by 30 bits deep RAM (10 bits each for Red, Green and Blue). T he output of the RAM drives the DACs with 30-bit data (10 bits each for Red, Green and Blue).

This mode allows for the display of 256 simultaneous colors out of a total palette of millions of addressable colors.

8- Bit "Standard" P seudo Color

(CR25, CR26, CR27 = X, 0, 0 or X, 1, 0 or X, 0, 1 and MR11 = 0)

This mode sets the part into 8-bit Pseudo-Color operation. The pixel port accepts 8 bits of pixel data which indexes a 24-bit word in the Look-Up T able RAM . T he Look-Up T able is configured as a 256 location by 24 bits deep RAM (10 bits each for Red, Green and Blue). T he output of the RAM drives the D ACs with 24-bit data (8 bits each for Red, Green and Blue).

Figure 22. 8-Bit to 24-Bit Pseudo-Color Configuration

This mode allows for the display of 256 simultaneous colors out of a total palette of millions of addressable colors.

15- Bit "Gam m a" True Color (CR24, CR25, CR26, CR27 = 0, 0, 1, 1 or 1, 0, 1, 1 and MR11 = 1)

The part is set to 15-bit True-Color operation. The pixel port accepts 15-bits of color data which is mapped to the 5 LSBs of each of the red, green and blue palettes of the Look-Up T able RAM. The Look-Up Table is configured as a 32 location by 30 bits deep RAM (10 bits each for Red, Green and Blue). T he output of the RAM drives the D ACs with 30-bit data (10 bits each for Red, Green and Blue).

15- Bit "Standard" True Color (CR24, CR25, CR26, CR27 = 0, 0, 1, 1 or 1, 0, 1, 1 and MR11 = 0)

The part is set to 15-bit True-Color operation. The pixel port accepts 15 bits of color data which is mapped to the 5 LSBs of each of the red, green and blue palettes of the Look-Up T able RAM. The Look-Up Table is configured as a 32 location by 24 bits deep RAM (8 bits each for Red, Green and Blue). The output of the RAM drives the D ACs with 24-bit data (8 bits each for Red, Green and Blue).

Figure 24. 15-Bit to 24-Bit True-Color Configuration

Figure 25. 15-Bit True-Color Mapping Using R3–R7, G3–G7 and B3–B7

This mode allows for the display of 15-bit True-Color Images.

PIXEL PORT MAPPING

The pixel data to the AD V7150 is automatically mapped in the parts pixel port as determined by the pixel data mode programmed (Bits CR24–CR27 of Command Register 2).

Pixel data in the 24-bit T rue-Color modes is directly mapped to the 24 color inputs R0–R7, G0–G7 and B0–B7.

There are three modes of operation for 8-bit Pseudo Color. Each mode maps the input pixel data differently. D ata can be input one of the three color channels, R0–R7 or G0–G7 or B0–B7.

Figure 26. 15-Bit True-Color Mapping Using R0–R7 and G0–G6

The part has two modes of operation for 15-bit True Color. In the first mode, data is input to the device over the red, green and blue channel (R3–R7, G3–G7 and B3–B7) and is internally mapped to locations 0 to 31 of the Look-Up Table (LUT) according to Figure 25. In the second mode, data is input to the device over just two of the color ports, red and green (R0–R7 and G0–G6) and is internally mapped to LUT locations 0 to 31 according to Figure 26. (Note: Data on unused pixel inputs is ignored.)

MICROPROCESSOR (MPU) PORT

The AD V7150 supports a standard MPU Interface. All the functions of the part are controlled via this MPU port. Direct access is gained to the Address Register, M ode Register and all the Control Registers as well as the Color Palette. T he following sections describe the setup for reading and writing to all of the devices registers.

MP U Interface

The MPU interface (Figure 27) consists of a bidirectional, 10-bit wide databus and interface control signals $\overline{\text{CE}}$, C₀, C₁ and R/\overline{W} . The 10-bit wide databus is user configurable as illustrated.

Register Mapping

 \int he AD V7150 contains a number of onboard registers including/the Mode Register (MR17–MRT0), Address Register (A7– A0) and nine Control Registers as well at Red (R9–R0), Green $G = G$) and Blue (B9–B0) Color Registers. These/registers control the entire operation of the $part/Figure$ 28 shows the internal register configuration.

Control lines C1 and C0 determine which register the MPU is accessing. C1 and C0 also determine whether the Address Register is pointing to the color registers and look-up table RAM or the control registers. If C1, C0 = 1, 0 the MPU has access to whatever control register is pointed to by the Address Register $(A7–A0)$. If C1, C0 = 0, 1 the MPU has access to the Look-Up T able RAM (Color Palette) through the associated color registers. The $\overline{\text{CE}}$ input latches data to or from the part.

The R/\overline{W} control input determines between read or write accesses. T he T ruth T ables III and IV show all modes of access to the various registers and color palette for both the 8-bit wide databus configuration and 10-bit wide databus configuration. It should be noted that after power-up, the devices MPU port is automatically set to 10-bit wide operation (see Power-On Reset section).

Color P alette Accesses

D ata is written to the color palette by first writing to the address register of the color palette location to be modified. The MPU performs three successive write cycles for each of the red, green and blue registers (10-bit or 8-bit). An internal pointer moves from red to green to blue after each write is completed. T his pointer is reset to red after a blue write or whenever the address register is written. During the blue write cycle, the three bytes of red, green and blue are concatenated into a single 30-bit/24-bit word and written to the RAM location as specified in the address register (A7–A0). T he address register then automatically increments to point to the next RAM location and a similar red, green and blue palette write sequence is performed. T he address register resets to 00H following a blue write cycle to color palette RAM location FFH .

Figure 27. MPU Port and Register Configuration

 \mathbf{p} ata is read from the color palette by first writing to the address egikter of the color palette location to be read. The MPU per-
orms three successive read cycles trom (each of the red, green forms three successive read cycles from each of the red, green and blue locations $(10 - \beta it)$ or $(8 - b\lambda)$ of the RAM. An internal pointer moves from red to green to blue after each read is completed. This pointer is reset to red after a blue read or $/$ whenever the address register is written. The address register then automatically increments to point to the next RAM location, and a similar red, green and blue palette read sequence is performed. The address register resets to 00H following a blue read cycle of color palette RAM location FFH . Figure 27. MPU Port and Register Configuration

eighter of the color paleric by first writing to the address

eighter of the color paleric boronic by first writing to the address

eighter of the color paleric Boronic by th

Register Accesses

The MPU can write to or read from all of the AD V7150s registers. C0 and C1 determine whether the M ode Register or Address Register is being accessed. Access to these registers is direct. The Control Registers are accessed indirectly. The Address Register must point to the desired Control Register. Figure 28 along with the 8-bit and 10-bit Interface Truth Tables illustrate/the structure and protocol for device communication $\sqrt{\frac{1}{2}}$ ver/the/MPU port.

*** THIS REGISTER IS READ ONLY.**

A READ CYCLE WILL RETURN ZEROS "00".

Figure 28. Internal Register Configuration and Address Decoding

 $DB = Data Bit.$

*Writing or reading 10-bit data (D B9–D B0) over an 8-bit databus (D 7–D 0) requires two write or two read cycles.

:DB9–DB2 is mapped to D7–D0 on the first cycle.

:DB1-DB0 is mapped to D1-D0 on the second cycle.

 $DB = Data Bit.$

P ower- On Reset

On power-up of the AD V7150 executes a power-on reset operation. T his initializes the pixel port such that the pixel sequence ABCD starts at A. The Mode Register (MR17–MR10), Command Register 2 (CR27–CR20) and Command Register 3 (CR37–CR30) have all bits set to a Logic "1." Command Register 1 (CR17–CR10) has all bits set to a Logic "0."

The output clocking signals are also set during this reset period.

PRGCKOUT = CLOCK/32 $LOADOUT = CLOCK/4$

The power-on reset is activated when V_{AA} goes from 0 V to 5 V. T his reset is active for 1 µs. T he AD V7150 should not be accessed during this reset period. T he pixel clock should be applied at power-up.

REGISTER PROGRAMMING

The following section describes each register, including Address Register, M ode Register and each of the nine Control Registers in terms of its configuration.

Address Register (A7–A0)

As illustrated in the previous tables, the C0 and C1 control inputs, in conjunction with this address register specify which control register, or color palette location is accessed by the M PU port. T he address register is 8-bits wide and can be read from as well as written to. When writing to or reading from the color palette on a sequential basis, only the start address needs to be written. After a red, green and blue write sequence, the address register is automatically incremented.

Mode Register 1 (MR1) (MR19–MR10)

MOD E REGISTER MR1 (MR19–MR10)

The mode register is a 10-bit wide register. However for programming purposes, it may be considered as an 8-bit wide register (MR18 and MR19 are both reserved). It is denoted as MR17–MR10 for simplification purposes.

The diagram shows the various operations under the control of the mode register. T his register can be read from as well written to. In read mode, if MR18 and MR19 are read back, they are both returned as zeros.

Mode Register (MR17–MR10) Bit D escription Reset Control (MR10)

This bit is used to reset the pixel port sampling sequence. This ensures that the pixel sequence ABCD starts at A. It is reset by writing a "1" followed by a "0" followed by a "1." This bit must be run through this cycle during the initialization sequence.

RAM- D AC Resolution Control (MR11)

When this is programmed with a "1," the RAM is 30 bits deep (10 bits each for red, green and blue) and each of the three DACs is configured for 10-bit resolution. When MR11 is

programmed with a "0," the RAM is 24-bits deep (8 bits each for red, green and blue) and the D ACs are configured for 8-bit resolution. T he two LSBs of the 10-bit D ACs are pulled down to zero in 8-bit RAM -D AC mode.

MP U D atabus Width (MR12)

This bit determines the width of the MPU port. It is configured as either a 10-bit wide (D9-D0) or 8-bit wide (D7-D0) bus. 10-bit data can be written to the device when configured in 8-bit wide mode. The 8 MSBs are first written on D7-D0, then the two LSBs are written over $D1-D0$. Bits $D9-D8$ are zeros in 8-bit mode.

Operational Mode Control (MR14–MR13)

When $MR14$ is "0" and $MR13$ is "1," the part operates in normal mode.

Calibrate LOAD IN (MR15)

This bit automatically calibrates the onboard LOAD IN/ LOAD OUT synchronization circuit. A "0" to "1" transition initiates calibration. T his bit is set to "0" in normal operation. See "Pipeline Delay and Calibration" section. This bit must be run through this cycle during the initialization sequence.

P alette Select Match Bits Control (MR17–MR16)

These bits allow multiple palette devices to work together. When bits PS1 and PS0 match MR17 and MR16 respectively, the device is selected. If these bits do not match, the device is not selected and the analog video outputs drive 0 mA, see "Palette Priority Select Inputs" section.

CONTROL REGISTERS

The AD V7150 has 9 control registers. To access each register, two write operations must be performed. T he first write to the address register specifies which of the 9 registers is to be accessed. T he second access determines the value written to that particular control register.

Pixel Test Register

(Address Reg (A7–A0) = 00H)

This register is used when the device is in test/diagnostic mode. It is a 24 bit (8 bits each for RED, GREEN and BLUE) wide read-only register which allows the MPU to read data on the pixel port, see "t est Diagnostic" section.

DAC Test Registe $(\text{Address Reg} / (\text{A} \neq 0) = 01$ H

This register is used when the device is in test/diagnostic mode It is a 30-bit (10 bits each for RBD, SREEN and BLUE) wide read-only register which allows MPU access to the DAC port see "Test Diagnostic" section. This register when the diverse is in test/diagnosic mode.

This register contains a number of control bits as shown in the

This register is is a shown in the diagram. CR1 is a 10-bit wide register. However for program-

(

$\overline{\textbf{SYNC}}, \overline{\textbf{BLANK}}$ and I_{PLL} Test Register **(Address Reg (A7–A0) = 02H)**

This register is used when the device is in test/diagnostic mode. It is a 3-bit wide (3 LSBs) read/write register which allows M PU access to these particular pixel control bits, see "T est D iagnostic" section.

ID Register

(Address Reg (A7–A0) = 03H)

This is an 8-bit wide "Identification" read-only register. For the AD V7150 it will always return the hexadecimal value 8EH .

P ixel Mask Register

(Address Reg (A7–A0) = 04H)

The contents of the pixel mask register are individually bit-wise logically AND-ed with the Red, Green and Blue pixel input stream of data. It is an 8-bit read/write register with D0 corresponding to R0, G0 and B0. For normal operation, this register is set with FFH.

COMMAND REGISTER 1 (CR1) (Address Reg (A7–A0) = 05H)

This register contains a number of control bits as shown in the diagram. CR1 is a 10-bit wide register. However for programming purposes, it may be considered as an 8-bit wide register (CR18 to CR19 are reserved).

The diagram below shows the various operations under the control of CR1. T his register can be read from as well as written to. In write mode, "0" should be written to CR11 and CR13 to CR17. In read mode, CRL and CR13 to CR19 are returned as zeros.

COMMAND REGISTER **1-BIT DESCRIPTION Calibration Control (CR10)**

This bit automatically calibrates the puboard LOAD IN LOAD OUT synchronization circuit. MR15 of Mode Register $MR1$ must be set to θ ."

SYNCOUT Control (CR12)

This bit specified whether the video $\sqrt{\text{NNCOUT}}$ lignal is to be enabled. On power up a "0" is written to the bit and "SYNCOUT" is set three-state.

Command Register 1 (CR1) (CR19–CR10)

COMMAND REGISTER 2 (CR2)

(Address Reg (A7–A0) = 06H)

This register contains a number of control bits as shown in the diagram. CR2 is a 10-bit wide register. However, for programming purposes, it may be considered as an 8-bit wide register (CR28 and CR29 are both reserved).

The diagram shows the various operations under the control of CR2. T his register can be read from as well written to. In read mode, CR28 and CR29 are both returned as zeros.

COMMAND REGISTER 2-BIT DESCRIPTION R7 Trigger Polarity Control (CR20)

This bit is used when the device is in test/diagnostic mode. It determines whether the pixel data is latched into the test registers in the rising or falling edge of R7. (See "Test Diagnostics"

IP LL Trigger Control (CR21)

This bit specifies whether the I_{PLL} output is triggered from BLANK or SYNC.

SYNC Recognition Control (CR22)

This bit specifies whether the video $\overline{\text{SYNC}}$ input is to be encoded onto the IOG analog output or ignored.

P edestal Enable Control (CR23)

This bit specifies whether a 0 IRE or a 7.5 IRE blanking pedestal is to be generated on the video outputs.

True- Color/P seudo- Color Mode Control (CR27–CR24)

These 4 bits specify the various color modes. These include a 24-bit true-color mode, two 15-bit true-color modes and three 8-bit pseudo color modes.

Command Register 2 (CR2) (CR29–CR20)

COMMAND REGISTER 3 (CR3)

(Address Reg (A7–A0) = 07H)

This register contains a number of control bits as shown in the diagram. CR3 is a 10-bit wide register. However for programming purposes, it may be considered as an 8-bit wide register (CR38 and CR39 are both reserved).

The diagram shows the various operations under the control of CR3. T his register can be read from as well written to. In read mode, CR38 and CR39 are both returned as zeros.

COMMAND REGISTER 3-BIT DESCRIPTION P RGCKOUT Frequency Control (CR31–CR30)

These bits specify the output frequency of the PRGCKOUT output. PRGCKOUT is a divided down version of the pixel CLOCK.

BLANK P ipeline D elay Control (CR35–CR32)

These bits specify the additional pipeline delay that can be added to the BLANK function, relative to the overall device pipeline delay (t_{PD}). As the \overline{BLANK} control normally enters the video D AC from a shorter pipeline than the video pixel data, this control is useful in deskewing the pipeline differential.

Pixel Multiplex Control (CR37–CR36)

These bits specify the device's multiplex mode. It, therefore, also determines the frequency of the LOAD OUT signal. LOAD OUT is a divided down version of the pixel CLOCK.

Revision Register

(Address Reg (A7–A0) = 0BH)

This register is a read only register containing the revision of silicon.

Command Register 3 (CR3) (CR39–CR30)

D IGITAL- TO- ANALOG CONVERTERS (D ACS) AND VID EO OUTPUTS

The AD V7150 contains three high speed video DACs. The DAC outputs are represented as the three primary analog color signals IOR (red video), IOG (green video) and IOB (blue video). Other analog signals on the part include I_{PLL} and V_{REF} as well as complementary video outputs IOR, IOG, IOB. T hese complementary outputs can be used to drive differentially terminated video loads, they will have equal but opposite output levels to IOR, IOG and IOB when loaded with a resistive load similar to IOR, IOG and IOB.

D ACs and Analog Outputs

The part contains three matched 10-bit digital-to-analog converters. The DACs are designed using an advanced, high speed, segmented architecture. The bit currents corresponding to each igital input are routed to either IOR, IOG, IOB (bit = "l") or \overline{OR} , \overline{IOG} , \overline{IOB} (bit = "0"). (Normally \overline{IOB} , \overline{IOG} , \overline{IOB} = GND.) h e analog video outputs are high impedance surrent sources. Each of the these three RGB current outputs are specified to directly drive a 37.5 Ω load (doubly terminated $\nabla \xi \ \Omega$).

Reference Input and R_{SET}

An external 1.23 V voltage reference is required to drive the analog outputs of the AD V7150. T he reference voltage is connected to the V_{REF} input.

A resistor R_{SET} is connected between the R_{SET} input of the part and ground. For specified performance, R_{SET} has a value of 280 Ω . This corresponds to the generation of RS-343A video levels (with $\overline{\text{SYNC}}$ on IOG and Pedestal = 7.5 IRE) into a doubly terminated 75 Ω load. Figure 30 illustrates the resulting video waveform, and the Video Output T ruth T able shows the corresponding control input stimuli.

table shows calculated values of R_{SET} for some of the most common variants on the RS-343A standard. The associated waveforms are shown in the diagrams.

Decoded on IOG; Pedestal = 0 IRE; R_{SET} = 265 Ω .

 $R_{SET}(\Omega)$ | Video Signal

IP LL Synchronization Output Control

265 **SYNC** decoded on IOG; Pedestal = 0 IRE 280 $\log N$ No \overline{SYNC} decoded; Pedestal = 7.5 IRE 259 \vert No \overline{SYNC} decoded; Pedestal = 0 IRE

This output synchronization signal is used in applications where it is necessary to synchronize multiple palette devices (ADV7150 + AD V7151) to subpixel resolution. Each devices I_{PLL} output signal is in phase with its analog RGB output signal. If multiple devices have differing output delays, the time difference can be derived from the I_{PLL} signals. This time difference is then used

Figure 33. Composite Video Waveform (Pedestal = 0 IRE; R_{SET} = 259 Ω)

BOARD DESIGN AND LAYOUT CONSIDERATIONS

Recommended Analog Circuit Layout

The ADV7150 is a highly integrated circuit containing both precision analog and high speed digital circuitry. It has been designed to minimize interference effects on the integrity of the analog circuitry by the high speed digital circuitry. It is imperative that these same design and layout techniques be applied to the system level design such that high speed, accurate performance is achieved. T he "Recommended Analog Circuit Layout" shows the analog interface between the device and monitor.

T he layout should be optimized for lowest noise on the ADV7150 power and ground lines by shielding the digital inputs and providing good decoupling. The lead length between groups of V_{AA} and GND pins should by minimized so as to minimize inductive ringing.

Ground Planes

The ground plane should encompass all AD V7150 ground pins, voltage reference circuitry, power supply bypass circuitry for the AD V7150, the analog output traces, and all the digital signal traces leading up to the AD V7150. T he ground plane is the graphics board's common ground plane.

Power Planes

The AD V7150 and any associated analog circuitry should have its own power plane, referred to as the analog power plane (V_{AA}) . This power plane should be connected to the regular PCB

power plane (V_{CC}) at a single point through a ferrite bead. This bead should be located within three inches of the AD V7150.

The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all ADV7150 power pins and voltage reference circuitry.

Plane-to-plane noise coupling can be reduced by ensuring that portions of the regular PCB power and ground planes do not overlay portions of the analog power plane, unless they can be arranged such that the plane-to-plane noise is common mode.

Supply D ecoupling

For optimum performance, bypass capacitors should be installed using the shortest leads possible, consistent with reliable operation, to reduce the lead inductance. Best performance is obtained with 0.1 μ F ceramic capacitor decoupling. Each group of V_{AA} pins on the AD V7150 must have at least one 0.1 µF decoupling capacitor to GND. These capacitors should be placed as close as possible to the device.

It is important to note that while the AD V7150 contains circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise and consider using a three terminal voltage regulator for supplying power to the analog power plane.

D igital Signal Interconnect

The digital inputs to the AD V7150 should be isolated as much as possible from the analog outputs and other analog circuitry. Also, these input signals should not overlay the analog power plane.

Due to the high clock rates involved, long clock lines to the AD V7150 should be avoided to reduce noise pickup.

Any active termination resistors for the digital inputs should be connected to the regular PCB power plane (V_{CC}) , and not the analog power plane.

Analog Signal Interconnect

The AD V7150 should be located as close as possible to the output connectors to minimize noise pick-up and reflections due to impedance mismatch.

The video output signals should overlay the ground plane, and hot the analog power plane, to maximize the high frequency

D igital Inputs, especially Pixel D ata Inputs and clocking signals (CLOCK, LOADOUT, LOADIN, etc.) should never overlay any of the analog signal circuitry and should be kept as far away as possible.

For best performance, the analog outputs (IOR, IOG, IOB) should each have a 75 Ω load resistor connected to GND. T hese resistors should be placed as close as possible to the AD V7150 so as to minimize reflections. Normally, the differential analog outputs $(\overline{IOR}, \overline{IOG}, \overline{IOB})$ are connected directly to GND. In some applications, improvements in performance are achieved by terminating these differential outputs with a resistive load similar in value to the video load. For a doubly terminated 75 Ω load, this means that \overline{IOR} , \overline{IOG} , \overline{IOB} are each terminated with 37.5 Ω resistors.

10- BIT D ACS AND GAMMA CORRECTION

10- Bit D ACs

The graph shows a typical gamma curve corresponding to a gamma value of 2.7. T his is programmed to the red, green and blue RAM s of the color lookup table instead of the more traditional linear function. Different curves corresponding to any particular gamma value can be independently programmed to each of the red, green and blue RAM s.

Other applications of the 10-bit RAM -D AC include closed-loop monitor color calibration.

10-Bit RAM-DAC resolution allows for nonlinear video correc-				
tion, in particular Gamma Correction. The ADV7150 allows for an increase in color resolution from 24-bit to 30-bit effective color without the necessity of a 30-bit deep frame buffer. In	8-Bit Data	Gamma Corrected (2.7)	Quantized to 8 Bits	Quantized to 10 Bits
true-color mode, for example, the part effectively operates as a	240	0.977797	250	1001
24-bit to 30-bit color look-up table.	241	0.979304	250	1002
Up to now we have assumed that there exists a linear relation-	242	0.980807	251	1004
ship between the actual RGB values input to a monitor and the	243	0.982306	251	1005
intensity produced on the screen. This, however, is not the case.	244	0.983801	251	1007
Haff scale digita input (1000 0000) might correspond to only 20%	245	0.985292	252	1008
output intensity on the CRT (Sathode Ray Tube). The intensity	246	0.986780	252	1010
(I_{CRT}) produced on a/CR/T by an input value I_{IN} is given by:	247	0.988264	252	1011
	248	0.989744	253	1013
	249	0.991220	253	1015
where χ ranges from 2.0 to 2.8	250	0.992693	254	1016
If the individual values of x for red, green and blug are known,	251	0.994161	254	1018
then so called "Gamma Correction" can be applied to each of	252	0.995626	254	1019
the three video input signals (I_{IN}) ;	$2\frac{1}{3}$	0.997088	255	1021
therefore:	2/54 255	0.99954 1.000000	255 255	1022 1023
$I_{IN(corrected)} = k(I_{IN})^{1/\chi}$ $(k = 1, \text{normal})$				
Traditionally, there has been a tradeoff between implementing a	1.00			
nonlinear graphics function, such as gamma correction, and	0.90			
color dynamic range. The ADV7150 overcomes this by increas-				
ing the individual color resolution of each of the red, green and	0.80	GAMMA CORRECTION CURVE		
blue primary colors from 8 bits per color channel to 10 bits per	0.70			
channel (24 bits to 30 bits).	0.60			
	- Normalized to 1			
The table highlights the loss of resolution when 8-bit data is gamma-corrected to a value of 2.7 and quantized in a tradi-	0.50			
tional 8-bit system. Note that there is no change in the 8-bit	$\frac{1}{2}$ 0.40 $\frac{1}{2}$ 0.30 $\frac{1}{2}$ 0.20		Lunder Residue Find Contraction of The City	
quantized data for linear changes in the input data over much of			CRT RESPONSE	
the transfer function. On the other hand, when quantized to 10 bits via the 10-bit RAMs and 10-bit DACs of the ADV7150, all				
	0.10			
changes on the input 8-bit data are reflected in corresponding	0.00			
changes in the 10-bit data.	0	32 64 96	160 192 128	224 256
The graph shows a typical gamma curve corresponding to a			INPUT CODE - Decimal	

Gamma Correction Curve (Gamma Value = 2.7)

MULTIPLE PALETTE APPLICATIONS

P alette P riority Select Inputs

The palette priority selection inputs allow up to four separate palette devices to be used in a single system to drive a single monitor with subpixel resolution. T he IOR, IOG and IOB analog video output signals of each device are connected together, as shown. Signal inputs (PS0, PS1) determine on a pixel by pixel basis which palette device drives the monitor. T his allows for implementation of multiple windows applications with each device acting as an independent palette. During initialization, each device is assigned two match bits, MR16 (PS0) and MR17 (PS1) in Mode Register MR1. PS0 and PS1 inputs will select one of the preprogrammed devices at any instant when PS0, PS1 matches M R16, M R17, respectively. PS0 and PS1 are multiplexed similar to the pixel data, thus allowing for subpixel resoluion. The diagrams show an example of ρ ne ADV7150 operating in

conjunction with three ADV7151's (Pseudo-Color RAM -D ACs). Each displayed window on the monitor is driven by one of the four devices, as determined on a pixel basis by PS0, PS1. Each device's analog output signals are connected together as shown.

Note: Only one palette device is selected at any particular instant. T he analog output levels of the unselected devices will be 0 mA.

Other applications for the palette priority function using a minimum of two devices (one ADV7150 and one ADV7151) include:

Cursor Overlay on 24-Bit Graphics Active Live Video Overlay (from Frame Grabber) T ext/Character Generation and Overlay

Multiple Devices Driving a Multiwindow Application

INITIALIZATION AND PROGRAMMING

AD V7150 Initialization

After power has been supplied, the AD V7150 must be initialized. The Mode Register and Control Registers must be set. The values written to the various registers will be determined by the desired operating mode of the part, i.e., True Color/Pseudo Color, 2:1 Muxing/2:1 Muxing, etc.

**T hese four command lines reset the AD V7150. T he pipelines for each of the Red, C reen and Blue pixel inputs are synchronously reset to the M ultiplexer's

"A" input. Mode Register bit MR10 is written by a "1" followed by "0" followed by "1." LOADIN/LOADOUT timing is internally synchronized by writing a "0" followed by a "1" followed by a "0" to Mode Register MR15.

**T his sequence of instructions would, of course, normally be coded using some form of loop instruction.

T he following section gives examples of initialization of the AD V7150 operating in various modes.

*These four command lines reset the ADV7150 The pipelines for each of the Red, Green and Blue pixel inputs are synchronously reset to the Multiplexer's "A" input. Mode Register bit MR10 is written by a "1" followed by "0" followed by "1." LOADIN/LOADOUT timing is internally synchronized by writing a "0" followed by a "1" followed by a "0" to Mode Register MR15.

**D ata for a gamma curve characteristic is obtainable in Appendix 3.

REGISTER D IAGNOSTIC TESTING

The previous examples show the register initialization sequence for the AD V7150. T hese show control data going to the registers and palette RAM . As well as this writing function, it may also be necessary, due to system diagnostic requirements, to confirm that correct data has been transferred to each register and palette RAM location. T here are two ways to incorporate register value/RAM value checking:

1*. READ after each W RITE:* After data is written to a particular register, it can be read back immediately. T he following table shows an example with Command Registers CR2 and CR3.

2. *READ after all W RITEs completed:* All registers and the color palette RAM are written to and set. Once this is complete, all registers are again accessed but this time in Read-Only mode. T he table below shows this method for Command Registers CR2 and CR3.

It is clear that this latter case requires more command lines than the previous READ after each WRITE case.

TEST D IAGNOSTICS

device and system level test diagnostics. The test circuitry can be used to test the frame buffer memory as well as the functionality of the AD V7150. A number of test registers are integrated into the part which effectively allow for monitoring of the graphics pipeline. Pixel data is read from the graphics pipeline independent of the pixel CLOCK. T he pixel data itself contains the triggering information that latches data into the test registers. T his allows for system diagnostics in a continuously clocked graphics system. T he test register data is then read by the microprocessor over the MPU.

Access to the test registers is as described in the "Microprocessor (MPU) Port" section. This section also gives the address decode locations for the various test registers.

Test Trigger (R7)

The test trigger is decoded from the pixel data stream. Bit R7 of the RED channel is assigned the task of latching pixel data into the test registers. A "0" to "1" or a "1" to "0" (as determined by bit CR20 of Command Register 2) transition on R7, fills the test register with the corresponding pixel data. T his effectively means that a sequence of data travels along the graphics pipeline, with the test registers taking a sample only when there is a transition on Bit R7. T he following example shows a sequence with the AD V7150 preset to sample the graphics pipeline on a low to high transition of R7.

In the above sequence of pixels, there is a rising edge on R7 on Pixel 2. T he Red, Green and Blue data for Pixel 2, therefore, gets latched into the Pixel T est Register. Pixel 2 continues down

the graphics pipeline and after a number of clocks get latched into the DAC Test Register. This data can then be read from the Plixel/T est Register and the DAC $\sqrt{\text{Test} }$ Registers over the MPU Port. This data will remain in the Pixel T est Registers and the D AC T est Registers until the next rising dage of \mathbb{R}^7 causes new data to be latched/in.

In the above example, the next rising edge of R7 occurs on the Pixel *n* input. Therefore the data in the Pixel T est Registers and DAC Test Registers must be read over the MPU ψ efore the Pixel *n* data is applied, otherwise they will be overwritten by the Pixel *n* data and the Pixel 2 data will be lost.

Pixel Test Register

The read-only Pixel Test Register is 24 bits wide, 8 bits each for red green and blue. It is situated directly after the Pixel M ask Register. After data is latched into this register by a transition on R7, it is read in three cycles over the MPU Port as described in the "Microprocessor (MPU) Port" section.

D AC Test Register

The DAC Test Register is latched with data some CLOCKs after the Pixel Test Register. The DAC Test Register is a 30-bit wide read-only register, corresponding to 10 bits each for red, green and blue data. It is located the Color Palette RAM . If the RAM-DAC is in 8-bit after resolution mode, the upper two bits of the red, green and blue data will be zero. After data is latched into the DAC Test Register by a transition on R7, it is read in three or six cycles over the M PU Port as described in the "Microprocessor (MPU) Port" section.

$\overline{\textbf{SYNC}}, \overline{\textbf{BLANK}}$ and I_{PLL} Test Register

This is an 8-bit wide register but with only three effective bits. The three lower bits correspond to $\overline{\text{SYNC}}$, $\overline{\text{BLANK}}$ and I_{PLL} respectively. T he upper bits should be masked in software. T his register is at the same position in the graphics pipeline as the DAC Test Register. When pixel data is latched into the DAC Test Register, the corresponding status of $\overline{\text{SYNC}}$, BLANK and I_{PLL} is latched into this register. It is read over the MPU Port as described in the "Microprocessor (MPU) Port" section.

(Note: If $\overline{\text{BLANK}}$ is low, the corresponding pixel data to the DAC Test Register will be all "0s.")

THERMAL AND ENVIRONMENTAL CONSID ERATIONS

The AD V7150 is a very highly integrated monolithic silicon device. T his high level of integration, in such a small package, inevitably leads to consideration of thermal and environmental conditions in which the AD V7150 must operate. Reliability of the device is significantly enhanced by keeping it as cool as possible. In order to avoid destructive damage to the device, the absolute maximum junction temperature of 150°C must never be exceeded. Certain applications, depending on pixel data rates, may require forced air cooling, or external heatsinks. T he following data is intended as a guide in evaluating the operating conditions of a particular application so that optimum device and system performance is achieved.

I*t should be noted that information on package characteristics pub*lished her**d**in may not be the most up to date at the time of reading *this. Advances in package compounds and manufacture will inevitably lead to improvements in the thermal data. Please contact your local sales offide for the most up-to-date information*

P ower D issipation

The diagram shows graphs of power dissipation in watts vs. pixel clock frequency for the AD V7150.

NOTE: THE "WORST CASE ON-SCREEN PATTERN" CORRESPONDS TO FULL-SCALE TRANSITION ON EACH PIXEL VALUE FOR EVERY CLOCK EDGE (00H, FFH, 00H, ...). THE "TYPICAL ON-SCREEN PATTERN" CORRESPONDS TO LINEAR CHANGES IN THE PIXEL INPUT (I. E., A BLACK TO WHITE RAMP). IN GENERAL, COLOR IMAGES TEND TO APPROXIMATE THIS CHARACTERISTIC.

Typical Power Dissipation vs. Pixel Rate

P ackage Characteristics

The table of thermal characteristics shows typical information for the AD V7150 (160-Lead Plastic Power QFP) using various values of Airflow.

Junction to Case (θ_{JC}) Thermal Resistance for this particular part is:

^θ*JC* (*160-Lead Plastic Power QFP)* = 1.0°*C/W*

(N ote: θ_{JC} is independent of airflow.)

Table A. Therm al Characteristics vs. Airflow

Therm al Model

The junction temperature of the device in a specific application is given by:

$$
T_J = T_A + P_D \left(\theta_{JC} + \theta_{CA} \right) \tag{1}
$$

 $T_J = T_A + P_D(\theta_{JA})$ (2)

or

package. This supports an improved thermal performance compared to standard QFP. In this case, the die is attached to heatslug so that the power that is dissipated can be conducted to the external surface of the package. T his provides a highly efficient path for the transfer of heat to the package surface. T he package configuration also provides an efficient thermal path from the AD V7150 to the Printed Circuit Board via the leads.

Heatsinks

The maximum silicon junction temperature should be limited to 100°C. T emperatures greater than this will reduce long term device reliability. To ensure that the silicon junction temperature stays within prescribed limits, the addition of an external heatsink may be necessary. Heatsinks, will reduce θ_{JA} as shown in the "T hermal Characteristics vs. Airflow" table.

OUTLINE D IMENSIONS

Dimensions shown in inches and (mm).

S- 160 160- Lead Plastic Power Quad Flatpack

