

High Speed, Isolated RS-485 Transceiver with Integrated Transformer Driver

ADM2485

FEATURES

Half-duplex, isolated RS-485 transceiver Integrated oscillator driver for external transformer **PROFIBUS®** compliant Complies with ANSI/TIA/EIA RS-485-A-98 and ISO 8482:1987(E) Data rate: 16 Mbps 5 V or 3.3 V operation (V_{DD1}) 50 nodes on bus High common-mode transient immunity: >25 kV/µs **Isolated DE OUT status output** Thermal shutdown protection Safety and regulatory approvals UL recognition: 2500 V rms for 1 minute per UL 1577 **VDE Certificate of Conformity** DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 **Reinforced insulation**, V_{IORM} = 560 V peak Operating temperature range: -40°C to +85°C Wide-body, 16-lead SOIC package

APPLICATIONS


Isolated RS-485/RS-422 interfaces PROFIBUS networks Industrial field networks Multipoint data transmission systems

GENERAL DESCRIPTION

The ADM2485 differential bus transceiver is an integrated, galvanically isolated component designed for bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines and complies with ANSI/TIA/EIA RS-485-A-98 and ISO 8482:1987(E).

The device employs Analog Devices, Inc., *i*Coupler* technology to combine a 3-channel isolator, a three-state differential line driver, and a differential input receiver into a single package. An on-chip oscillator outputs a pair of square waveforms that drive an external transformer to provide isolated power with an external transformer. The logic side of the device can be powered with either a 5 V or a 3.3 V supply, and the bus side is powered with an isolated 5 V supply.

FUNCTIONAL BLOCK DIAGRAM



The ADM2485 driver has an active high enable. The driver differential outputs and the receiver differential inputs are connected internally to form a differential input/output port that imposes minimal loading on the bus when the driver is disabled or when V_{DD1} or $V_{DD2} = 0$ V. Also provided is an active high receiver disable that causes the receive output to enter a high impedance state.

The device has current-limiting and thermal shutdown features to protect against output short circuits and situations where bus contention might cause excessive power dissipation. The part is fully specified over the industrial temperature range and is available in a 16-lead, wide-body SOIC package.

Rev. A Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

| Features |
|--|
| Applications1 |
| Functional Block Diagram 1 |
| General Description 1 |
| Revision History 2 |
| Specifications |
| Timing Specifications 5 |
| Package Characteristics 6 |
| Regulatory Information 6 |
| Insulation and Safety-Related Specifications |
| VDE 0884-2 Insulation Characteristics7 |
| Absolute Maximum Ratings |
| ESD Caution |
| Pin Configuration and Function Descriptions9 |

REVISION HISTORY

| 12/07—Rev. 0 to Rev. A |
|--|
| Updated FormatUniversal |
| Changes to Features Section1 |
| Changes to Table 4 |
| Changes to VDE 0884-2 Insulation Characteristics Section 7 |
| Changes to PCB Section and Figure 34 16 |
| Updated Outline Dimensions 17 |
| |

1/07—Revision 0: Initial Version

| Typical Performance Characteristics 10 |
|--|
| Test Circuits |
| Circuit Description14 |
| Electrical Isolation14 |
| Truth Tables14 |
| Thermal Shutdown14 |
| Receiver Fail-Safe Inputs14 |
| Magnetic Field Immunity15 |
| Applications Information 16 |
| PCB Layout16 |
| Transformer Suppliers16 |
| Applications Diagram16 |
| Outline Dimensions |
| Ordering Guide17 |

SPECIFICATIONS

 $2.7~V \leq V_{DD1} \leq 5.5~V, 4.75~V \leq V_{DD2} \leq 5.25~V,$ $T_{\rm A}$ = $T_{\rm MIN}$ to $T_{\rm MAX}$, unless otherwise noted.

Table 1.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|--|------------------------|------------------------|-----------------------|------|--|
| DRIVER | | | | | |
| Differential Outputs | | | | | |
| Differential Output Voltage, Vod | | | 5 | V | R = ∞, see Figure 21 |
| | 2.1 | | 5 | V | $R = 50 \Omega$ (RS-422), see Figure 21 |
| | 2.1 | | 5 | V | $R = 27 \Omega$ (RS-485), see Figure 21 |
| | 2.1 | | 5 | V | $V_{TST} = -7 V$ to $+12 V$, $V_{DD1} \ge 4.75 V$, see Figure 22 |
| $\Delta V_{\text{OD}} $ for Complementary Output States | | | 0.2 | V | $R = 27 \Omega \text{ or } 50 \Omega$, see Figure 21 |
| Common-Mode Output Voltage, V _{oc} | | | 3 | V | $R = 27 \Omega$ or 50 Ω , see Figure 21 |
| $\Delta V_{oc} $ for Complementary Output States | | | 0.2 | V | $R = 27 \Omega$ or 50 Ω , see Figure 21 |
| Output Short-Circuit Current, V _{OUT} = High | 60 | | 200 | mA | $-7~V \leq V_{\text{OUT}} \leq +12~V$ |
| Output Short-Circuit Current, Vout = Low | 60 | | 200 | mA | $-7 V \le V_{OUT} \le +12 V$ |
| Bus Enable Output | | | | | |
| Output High Voltage | $V_{\text{DD2}}-0.1$ | | | V | $I_{ODE} = 20 \ \mu A$ |
| | $V_{\text{DD2}}-0.3$ | $V_{DD2} - 0.1$ | | V | $I_{ODE} = 1.6 \text{ mA}$ |
| | $V_{\text{DD2}} - 0.4$ | $V_{\text{DD2}}-0.2$ | | V | $I_{ODE} = 4 \text{ mA}$ |
| Output Low Voltage | | | 0.1 | V | $I_{ODE} = -20 \ \mu A$ |
| | | 0.1 | 0.3 | V | $I_{ODE} = -1.6 \text{ mA}$ |
| | | 0.2 | 0.4 | V | $I_{ODE} = -4 \text{ mA}$ |
| Logic Inputs | | | | | |
| Input High Voltage | 0.7 V _{DD1} | | | V | TxD, RTS, RE |
| Input Low Voltage | | | 0.25 V _{DD1} | V | TxD, RTS, RE |
| CMOS Logic Input Current (TxD, RTS, RE) | -10 | +0.01 | +10 | μΑ | TxD, RTS, $\overline{RE} = V_{DD1}$ or 0 V |
| RECEIVER | | | | | |
| Differential Inputs | | | | | |
| Differential Input Threshold Voltage, V_{TH} | -200 | | +200 | mV | $-7~V \leq V_{CM} \leq +12V$ |
| Input Hysteresis | | 70 | | mV | $-7 \ V \leq V_{CM} \leq +12 V$ |
| Input Resistance (A, B) | 20 | 30 | | kΩ | $-7 \ V \leq V_{CM} \leq +12 V$ |
| Input Current (A, B) | | | 0.6 | mA | $V_{IN} = +12 V$ |
| | | | -0.35 | mA | $V_{IN} = -7 V$ |
| RxD Logic Output | | | | | |
| Output High Voltage | $V_{\text{DD1}} - 0.1$ | | | V | $I_{OUT} = +20 \ \mu A, V_A - V_B = +0.2 \ V$ |
| | $V_{\text{DD1}} - 0.4$ | V _{DD1} - 0.2 | | V | $I_{OUT} = +1.5 \text{ mA}, V_A - V_B = +0.2 \text{ V}$ |
| Output Low Voltage | | | 0.1 | V | $I_{OUT} = -20 \ \mu A, V_A - V_B = -0.2 \ V$ |
| | | 0.2 | 0.4 | V | $I_{OUT} = -4 \text{ mA}, V_A - V_B = -0.2 \text{ V}$ |
| Output Short-Circuit Current | 7 | | 85 | mA | $V_{OUT} = GND \text{ or } V_{CC}$ |
| Tristate Output Leakage Current | | | ±1 | μΑ | $0.4 \text{ V} \le V_{\text{OUT}} \le 2.4 \text{ V}$ |
| TRANSFORMER DRIVER | | | | | |
| Oscillator Frequency | 400 | 500 | 600 | kHz | $V_{DD1} = 5.5 V$ |
| | 230 | 330 | 430 | kHz | $V_{DD1} = 3.3 V$ |
| Switch-On Resistance | | 0.5 | 1.5 | Ω | |
| Start-Up Voltage | | 2.2 | 2.5 | V | |

| Parameter | Min | Тур | Мах | Unit | Test Conditions/Comments |
|--|-----|------|------|-------|---|
| POWER SUPPLY CURRENT | | | | | |
| Logic Side | | | 2.5 | mA | $RTS = 0 V, V_{DD1} = 5.5 V$ |
| | | 2.3 | | mA | 2.5 Mbps, $V_{DD1} = 5.5 V$, see Figure 23 |
| | | 5.0 | 6.5 | mA | 16 Mbps, $V_{DD1} = 5.5 V$, see Figure 23 |
| | | 1.26 | | mA | $RTS = 0 V, V_{DD1} = 3.3 V$ |
| | | 1.5 | | mA | 2.5 Mbps, $V_{DD1} = 3.3 V$, see Figure 23 |
| | | 2.9 | | mA | 16 Mbps, $V_{DD1} = 3.3 V$, see Figure 23 |
| Bus Side | | 1.7 | 2.5 | mA | RTS = 0 V |
| | | 49.0 | | mA | 2.5 Mbps, RTS = V _{DD1} , see Figure 23 for load conditions |
| | | 55.0 | 75.0 | mA | 16 Mbps, RTS = V_{DD1} , see Figure 23 for load conditions |
| COMMON-MODE TRANSIENT IMMUNITY ¹ | 25 | | | kV/μs | Transient magnitude = $800 \text{ V}, \text{V}_{CM} = 1 \text{ kV}$ |
| HIGH FREQUENCY COMMON-MODE NOISE IMMUNITY | | 100 | | mV | $V_{HF} = +5 V, -2 V < V_{TEST2} < +7 V,$ 1 MHz < $f_{TEST} < 50$ MHz, see Figure 24 |

¹ CM is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation. V_{CM} is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common mode is slewed. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

TIMING SPECIFICATIONS

 $2.7~V \leq V_{\rm DD1} \leq 5.5~V, 4.75~V \leq V_{\rm DD2} \leq 5.25~V,$ $T_{\rm A}$ = $T_{\rm MIN}$ to $T_{\rm MAX},$ unless otherwise noted.

Table 2.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|-----|-----|-----|------|--|
| DRIVER | | | | | |
| Maximum Data Rate | 16 | | | Mbps | |
| Propagation Delay Input-to-Output | | | | | |
| t _{PLH} , t _{PHL} | 25 | 45 | 55 | ns | $R_{LDIFF} = 54 \Omega$, $C_{L1} = C_{L2} = 100 \text{ pF}$, see Figure 25 |
| RTS-to-DE OUT Propagation Delay | 20 | 35 | 55 | ns | See Figure 26 |
| Driver Output-to-Output, tskew | | 2 | 5 | ns | $R_{\text{LDIFF}} = 54~\Omega, C_{\text{L1}} = C_{\text{L2}} = 100~\text{pF}, \text{see Figure 2 and Figure 25}$ |
| Rise/Fall Time, t _R , t _F | | 5 | 15 | ns | $R_{LDIFF} = 54 \Omega$, $C_{L1} = C_{L2} = 100 \text{ pF}$, see Figure 2 and Figure 25 |
| Enable Time | | 43 | 53 | ns | See Figure 4 and Figure 27 |
| Disable Time | | 43 | 55 | ns | See Figure 4 and Figure 27 |
| Enable Skew, t _{AZH} – t _{BZL} , t _{AZL} – t _{BZH} | | 1 | 3 | ns | See Figure 4 and Figure 27 |
| Disable Skew, tahz – tblz , talz – tbhz | | 2 | 5 | ns | See Figure 4 and Figure 27 |
| RECEIVER | | | | | |
| Propagation Delay, t _{PLH} , t _{PHL} | 25 | 45 | 55 | ns | $C_L = 15 \text{ pF}$, see Figure 3 and Figure 28 |
| Differential Skew, tskew | | | 5 | ns | $C_L = 15 \text{ pF}$, see Figure 3 and Figure 28 |
| Enable Time | | 3 | 13 | ns | $R_L = 1 \ k\Omega, \ C_L = 15 \ pF$, see Figure 5 and Figure 29 |
| Disable Time | | 3 | 13 | ns | $R_L = 1 \ k\Omega, \ C_L = 15 \ pF$, see Figure 5 and Figure 29 |

Timing Diagrams





Figure 2. Driver Propagation Delay, Rise/Fall Timing







Figure 4. Driver Enable/Disable Timing



Rev. A | Page 5 of 20

PACKAGE CHARACTERISTICS

Table 3.

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|---|--------|-----|------------------|-----|------|---|
| Resistance (Input-to-Output) ¹ | RI-O | | 10 ¹² | | Ω | |
| Capacitance (Input-to-Output) ¹ | CI-O | | 3 | | рF | f = 1 MHz |
| Input Capacitance ² | Ci | | 4 | | рF | |
| Input IC Junction-to-Case Thermal Resistance | θ」 | | 33 | | °C/W | Thermocouple located at center of package underside |
| Output IC Junction-to-Case Thermal Resistance | θιςο | | 28 | | °C/W | Thermocouple located at center of package underside |

¹ Device considered a 2-terminal device: Pin 1 to Pin 8 are shorted together and Pin 9 to Pin 16 are shorted together.

² Input capacitance is from any input data pin to ground.

REGULATORY INFORMATION

Table 4. ADM2485 Approvals

| Organization | Approval Type | Notes |
|--------------|--|---|
| UL | Recognized under the Component Recognition Program of Underwriters Laboratories, Inc. | In accordance with UL 1577, each ADM2485 is proof tested by applying an insulation test voltage \geq 3000 V rms for 1 second (current leakage detection limit = 5 μ A). |
| VDE | Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 | In accordance with DIN V VDE V 0884-10, each ADM2485 is proof tested by applying an insulation test voltage \geq 1050 V peak for 1 second (partial discharge detection limit = 5 pC). |

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 5.

| Parameter | Symbol | Value | Unit | Conditions |
|--|--------|-----------|-------|--|
| Rated Dielectric Insulation Voltage | | 2500 | V rms | 1-minute duration |
| Minimum External Air Gap (External Clearance) | L(I01) | 5.15 min | mm | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L(102) | 5.5 min | mm | Measured from input terminals to output terminals, shortest distance along body |
| Minimum Internal Gap (Internal Clearance) | | 0.017 min | mm | Insulation distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | >175 | V | DIN IEC 112/VDE 0303-1 |
| Isolation Group | | Illa | | Material Group (DIN VDE 0110: 1989-01, Table 1) |

VDE 0884-2 INSULATION CHARACTERISTICS

This isolator is suitable for basic electrical isolation only within the safety limit data. Maintenance of the safety data must be ensured by means of protective circuits.

An asterisk (*) on packages denotes DIN V VDE V 0884-10 approval.

| Table 6. | | | |
|---|-----------------------|------------------|--------|
| Description | Symbol | Characteristic | Unit |
| Installation Classification per DIN VDE 0110 for Rated Mains Voltage | | | |
| ≤150 V rms | | l to IV | |
| ≤300 V rms | | l to III | |
| ≤400 V rms | | l to ll | |
| Climatic Classification | | 40/85/21 | |
| Pollution Degree (DIN VDE 0110: 1989-01, Table 1) | | 2 | |
| Maximum Working Insulation Voltage | VIORM | 560 | V peak |
| Input-to-Output Test Voltage | V _{PR} | | |
| Method B1: $V_{IORM} \times 1.875 = V_{PR}$, 100% Production Tested, $t_m = 1$ sec, Partial Discharge < 5 pC | | 1050 | V peak |
| Method A (After Environmental Tests, Subgroup 1): $V_{IOFM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, | | | |
| Partial Discharge <5 pC | | 896 | V peak |
| Method A (After Input and/or Safety Test, Subgroup 2/3): $V_{\text{IORM}} \times 1.2 = V_{\text{PR}}$, $t_m = 60$ sec, | | | |
| Partial Discharge <5 pC | | 672 | V peak |
| Highest Allowable Overvoltage ¹ | V _{TR} | 4000 | V peak |
| Safety-Limiting Values ² | | | |
| Case Temperature | Ts | 150 | °C |
| Input Current | I _{S, INPUT} | 265 | mA |
| Output Current | Is, output | 335 | mA |
| Insulation Resistance at Ts ³ | Rs | >10 ⁹ | Ω |

¹ Transient overvoltage, $t_{TR} = 10$ sec. ² The safety-limiting value is the maximum value allowed in the event of a failure. See Figure 14 for the thermal derating curve.

 3 V_{IO} = 500 V.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}$ C, unless otherwise noted. All voltages are relative to their respective grounds.

Table 7.

| Parameter | Pating |
|--------------------------------------|--------------------------------------|
| Parameter | Rating |
| V _{DD1} | –0.5 V to +6 V |
| V _{DD2} | –0.5 V to +6 V |
| Digital Input Voltage (RTS, RE, TxD) | -0.5 V to V_{DD1} + 0.5 V |
| Digital Output Voltage | |
| RxD | -0.5 V to V_{DD1} + 0.5 V |
| DEOUT | -0.5 V to V_{DD2} + 0.5 V |
| D1, D2 | 13 V |
| Driver Output/Receiver Input Voltage | –9 V to +14 V |
| Operating Temperature Range | -40°C to +85°C |
| Storage Temperature Range | -55°C to +150°C |
| Average Output Current per Pin | -35 mA to +35 mA |
| θ _{JA} Thermal Impedance | 73°C/W |
| Lead Temperature | |
| Soldering (10 sec) | 300°C |
| Vapor Phase (60 sec) | 215°C |
| Infrared (15 sec) | 220°C |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS







Figure 6. Pin Configuration

| Pin No. | Mnemonic | Function | | | |
|---------------|------------------|--|--|--|--|
| 1 | D1 | Transformer Driver Terminal 1. | | | |
| 2 | D2 | Transformer Driver Terminal 2. | | | |
| 3 | GND1 | Ground, Logic Side. | | | |
| 4 | V _{DD1} | Power Supply, Logic Side (3.3 V or 5 V). Decoupling capacitor to GND1 required; capacitor value should between 0.01 μF and 0.1 μF . | | | |
| 5 | RxD | Receiver Output Data. This output is high when $(A - B) > 200 \text{ mV}$ and low when $(A - B) < -200 \text{ mV}$. The output is tristated when the receiver is disabled, that is, when $\overline{\text{RE}}$ is driven high. | | | |
| 6 | RE | Receiver Enable Input. This is an active-low input. Driving this input low enables the receiver; driving it high disables the receiver. | | | |
| 7 | RTS | Driver Enable Input. Driving this input high enables the driver; driving it low disables the driver. | | | |
| 8 | TxD | Driver Input. Data to be transmitted by the driver is applied to this input. | | | |
| 9, 11, 14, 15 | GND ₂ | Ground, Bus Side. | | | |
| 10 | DE OUT | Driver Enable Status Output. | | | |
| 12 | А | Noninverting Driver Output/Receiver Input. When the driver is disabled or V_{DD1} or V_{DD2} is powered down, Pin A is put in a high impedance state to avoid overloading the bus. | | | |
| 13 | В | Inverting Driver Output/Receiver Input. When the driver is disabled or V _{DD1} or V _{DD2} is powered down, Pin B is put in a high impedance state to avoid overloading the bus. | | | |
| 16 | V _{DD2} | Power Supply, Bus Side (Isolated 5 V Supply). Decoupling capacitor to GND ₂ required; capacitor value should be between 0.01 μ F and 0.1 μ F. | | | |


TYPICAL PERFORMANCE CHARACTERISTICS






















20

0

-20

-40

08021-020

60

40




Figure 12. Driver/Receiver Propagation Delay, Low to High $(R_{LDIFF} = 54 \ \Omega, C_{L1} = C_{L2} = 100 \ pF)$




Figure 14. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per VDE 0884-2




Figure 15. Output Current vs. Receiver Output High Voltage




Figure 16. Output Current vs. Receiver Output Low Voltage




Figure 17. Receiver Output High Voltage vs. Temperature ($I_{DD2} = -4 \text{ mA}$)






Figure 18. Receiver Output Low Voltage vs. Temperature ($I_{DD2} = -4 \text{ mA}$)





Rev. A | Page 12 of 20

TEST CIRCUITS




Figure 21. Driver Voltage Measurement




Figure 22. Driver Voltage Measurement




Figure 23. Supply-Current Measurement Test Circuit




Figure 24. High Frequency, Common-Mode Noise Test Circuit




Figure 25. Driver Propagation Delay




Figure 26. RTS to DE OUT Propagation Delay




Figure 27. Driver Enable/Disable




Figure 28. Receiver Propagation Delay





Figure 29. Receiver Enable/Disable

CIRCUIT DESCRIPTION ELECTRICAL ISOLATION

In the ADM2485, electrical isolation is implemented on the logic side of the interface. Therefore, the part has two main sections: a digital isolation section and a transceiver section (see Figure 30). Driver input and data enable, applied to the TxD and RTS pins, respectively, and referenced to logic ground (GND₁), are coupled across an isolation barrier to appear at the transceiver section referenced to isolated ground (GND₂). Similarly, the receiver output, referenced to isolated ground in the transceiver section, is coupled across the isolation barrier to appear at the RxD pin referenced to logic ground.

iCoupler Technology

The digital signals are transmitted across the isolation barrier using *i*Coupler technology. This technique uses chip-scale transformer windings to couple the digital signals magnetically from one side of the barrier to the other. Digital inputs are encoded into waveforms that are capable of exciting the primary transformer winding. At the secondary winding, the induced waveforms are then decoded into the binary value that was originally transmitted.



TRUTH TABLES

Table 10 and Table 11 use the abbreviations found in Table 9.

Table 9. Truth Table Abbreviations

| Letter | Description |
|--------|----------------------|
| Н | High level |
| I | Indeterminate |
| L | Low level |
| Х | Irrelevant |
| Z | High impedance (off) |
| NC | Disconnected |

Table 10. Transmitting

| Supply Status | | Inputs | | | Outputs | | |
|------------------|------------------|--------|-----|---|---------|--------|--|
| V _{DD1} | V _{DD2} | RTS | TxD | Α | В | DE OUT | |
| On | On | Н | Н | Н | L | Н | |
| On | On | н | L | L | Н | н | |
| On | On | L | Х | Z | Ζ | L | |
| On | Off | Х | Х | Ζ | Z | L | |
| Off | On | Х | Х | Ζ | Z | L | |
| Off | Off | Х | Х | Z | Z | L | |

Table 11. Receiving

| Supply Status | | Input | Outputs | | |
|------------------|------------------|---------------------------|---------|-----|--|
| V _{DD1} | V _{DD2} | A – B | RE | RxD | |
| On | On | >+0.2 V | L or NC | Н | |
| On | On | <-0.2 V | L or NC | L | |
| On | On | -0.2 V < A - B < +0.2 V | L or NC | T | |
| On | On | Inputs open | L or NC | Н | |
| On | On | Х | н | Z | |
| On | Off | Х | L or NC | Н | |
| Off | On | Х | L or NC | Н | |
| Off | Off | Х | L or NC | L | |

THERMAL SHUTDOWN

The ADM2485 contains thermal shutdown circuitry that protects the part from excessive power dissipation during fault conditions. Shorting the driver outputs to a low impedance source can result in high driver currents. The thermal sensing circuitry detects the increase in die temperature under this condition and disables the driver outputs. This circuitry is designed to disable the driver outputs when a die temperature of 150°C is reached. As the device cools, the drivers are re-enabled at a temperature of 140°C.

RECEIVER FAIL-SAFE INPUTS

The receiver input includes a fail-safe feature that guarantees a Logic high RxD output when the A and B inputs are floating or open-circuited.

MAGNETIC FIELD IMMUNITY

Because *i*Couplers use a coreless technology, no magnetic components are present and the problem of magnetic saturation of the core material does not exist. Therefore, *i*Couplers have essentially infinite dc field immunity. The following analysis defines the conditions under which this can occur. The ADM2485 3.3 V operating condition is examined because it represents the most susceptible mode of operation.

The limitation on the *i*Coupler ac magnetic field immunity is set by the condition in which the induced error voltage in the receiving coil (the bottom coil, in this case) is made sufficiently large, either to falsely set or reset the decoder. The voltage induced across the bottom coil is given by


$$V = \left(\frac{-d\beta}{dt}\right) \sum \pi r_n^2 \; ; \; n = 1, 2 \dots N \tag{1}$$

where, if the pulses at the transformer output are greater than 1.0 V in amplitude:

- β is the magnetic flux density (gauss).
- *N* is the number of turns in the receiving coil.
- r_n is the radius of *n*th turn in the receiving coil (cm).

The decoder has a sensing threshold of about 0.5 V; therefore, there is a 0.5 V margin where induced voltages can be tolerated.


Given the geometry of the receiving coil and an imposed requirement that the induced voltage is, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 31.



Magnetic Field Frequency

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kGauss induces a voltage of 0.25 V at the receiving coil, which is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse and it is the worst-case polarity, it reduces the received pulse from >1.0 V to 0.75 V, still well above the 0.5 V sensing threshold of the decoder.

Figure 32 shows the magnetic flux density values in terms of more familiar quantities, such as maximum allowable current flow at given distances from the ADM2485 transformers.



At combinations of strong magnetic field and high frequency, any loops formed by printed circuit board (PCB) traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Care must be taken in the layout of such traces to avoid this possibility.

APPLICATIONS INFORMATION PCB LAYOUT

The ADM2485 isolated RS-485 transceiver requires no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins (see Figure 33).

Bypass capacitors are most conveniently connected between Pin 3 and Pin 4 for V_{DD1} and between Pin 15 and Pin 16 for V_{DD2} . The capacitor value must be between 0.01 μF and 0.1 μF . The total lead length between both ends of the capacitor and the input power supply pin must not exceed 20 mm.

Bypassing between Pin 9 and Pin 16 is also recommended unless the ground wires on the V_{DD2} side are connected close to the package.




Figure 33. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, care must be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout must be designed such that any coupling that does occur equally affects all pins on a given component side.

Failure to ensure this can cause voltage differentials between pins exceeding the device absolute maximum ratings, thereby leading to latch-up or permanent damage.

TRANSFORMER SUPPLIERS

The transformer primarily used with the ADM2485 must be a center-tapped transformer winding. The turns ratio of the transformer must be set to provide the minimum required output voltage at the maximum anticipated load with the minimum input voltage. Table 12 shows ADM2485 transformer suppliers.

| Table 12. Transformer | Suppliers |
|-----------------------|-----------|
|-----------------------|-----------|

| Manufacturer | Primary Voltage 3.3 V | Primary Voltage 5 V |
|------------------|-----------------------|---------------------|
| Coilcraft | DA2304-AL | DA2303-AL |
| C&D Technologies | 782485/35C | 782485/55C |

APPLICATIONS DIAGRAM

The ADM2485 integrates a transformer driver that, when used with an external transformer and LDO, generates an isolated 5 V power supply, to be supplied between V_{DD2} and GND₂.

D1 and D2 of the ADM2485 drive the center-tapped Transformer T1. A pair of Schottky diodes and a smoothing capacitor is used to create a rectified signal from the secondary winding. The ADP3330 linear voltage regulator provides a regulated 5 V power supply to the ADM2485 bus-side circuitry (V_{DD2}), as shown in Figure 34.

When the ADM2485 is powered by 3.3 V on the logic side, a 1CT:2.2CT Transformer T1 is required to step up the 3.3 V to 6 V, ensuring enough headroom for the ADP3330 LDO to output a regulated 5 V output.

If ADM2485 is powered by 5 V on the logic side, a 1CT:1.5CT Transformer T1 is required, ensuring enough headroom for the ADP3330 LDO to output a regulated 5 V output.





Figure 34. Applications Diagram

OUTLINE DIMENSIONS



ORDERING GUIDE

| Model | Data Rate (Mbps) | Temperature Range | Package Description | Package Option |
|--------------------------|------------------|-------------------|---------------------|----------------|
| ADM2485BRWZ ¹ | 16 | -40°C to +85°C | 16-Lead SOIC_W | RW-16 |
| ADM2485BRWZ-REEL71 | 16 | -40°C to +85°C | 16-Lead SOIC_W | RW-16 |

 1 Z = RoHS Compliant Part.

NOTES

NOTES

NOTES

©2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06021-0-12/07(A)



www.analog.com

Rev. A | Page 20 of 20