



2D Scaler IP Core User Guide

User Guide

FPGA-IPUG-02048-1.3

May 2019

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Contents

1. Introduction	5
1.1. Quick Facts	5
1.2. Features	5
1.3. Release Information	6
2. Functional Description	7
2.1. Key Concepts	7
2.2. Block Diagram	7
2.3. Algorithm and Supported Filter Kernels	8
2.4. Dynamic Parameter Updating	8
2.5. Rounding	10
2.6. Primary I/O	10
2.7. Interface Descriptions	11
2.7.1. Video Input/Output	11
2.7.2. Parameter Register Read/Write Interface	11
2.7.3. Control Signals and Timing	11
2.7.3.1. Line and Frame Flushing	11
2.7.3.2. Video Input/Output Timing	12
2.7.3.3. Dynamic Parameter Updating	15
3. Parameter Settings	16
3.1. Architecture	17
3.1.1. Frame Decisions	17
3.1.2. Filter Physical Characteristics	17
3.2. I/O Specification	18
3.3. Implementation	19
4. IP Core Generation	20
4.1. Licensing the IP Core	20
4.2. Getting Started	20
4.3. Configuring the 2D Scaler IP Core in IPexpress	21
4.3.1. IPexpress-Created Files and Top-Level Directory Structure	22
4.3.2. Instantiating the Core	23
4.3.3. Running Functional Simulation	23
4.3.4. Synthesizing and Implementing the Core in a Top-Level Design	24
4.4. Configuring the 2D Scaler IP Core in Clarity Designer	25
4.5. Hardware Evaluation	25
4.5.1. Enabling Hardware Evaluation in Diamond	25
4.6. Updating/Regenerating the IP Core	25
4.6.1. Regenerating an IP Core in Diamond	25
References	26
Technical Support Assistance	26
Appendix A. Resource Utilization	27
ECP5 and ECP5-5G Devices	27
LatticeECP3	27
LatticeECP2M and LatticeECP2MS Devices	28
LatticeECP2 and LatticeECP2S Devices	28
LatticeXP2 Devices	28
Revision History	29

Figures

Figure 2.1. 2D Scaler IP Core Block Diagram	7
Figure 2.2. Scaling Process with 4-Tap Bicubic Filter	8
Figure 2.3. 2D Scaler IP Core I/O	10
Figure 2.4. Timing Diagram for Line Flushing Cycles	12
Figure 2.5. Timing Diagram for Frame Flushing Cycles	12
Figure 2.6. RGB Serial Scaling	13
Figure 2.7. RGB Parallel Scaling (8-Bit Pixel)	13
Figure 2.8. YCbCr 4:2:2 Serial Scaling	14
Figure 2.9. YCbCr 4:2:2 Parallel Scaling (8-Bit Pixel)	14
Figure 2.10. dout_enable Control Timing	14
Figure 2.11. Timing Diagram for Dynamic Parameter Updating (Parameter Bus Width = 32)	15
Figure 3.1. Architecture Tab	17
Figure 3.2. I/O Specification Tab	18
Figure 3.3. Implementation Tab	19
Figure 4.1. IPexpress Dialog Box (Diamond Version)	21
Figure 4.2. Configuration User Interface (Diamond Version)	22
Figure 4.3. 2D Scaler IP Core Directory Structure	22

Tables

Table 1.1. 2D Scaler IP Core Quick Facts	5
Table 2.1. Dynamic Parameter Registers	8
Table 2.2. Primary I/O	10
Table 3.1. 2D Scaler IP Core Parameter Settings	16
Table 4.1. File List	23
Table 4.2. Additional Files	23
Table A.1. Performance and Resource Utilization Examples	27
Table A.2. Performance and Resource Utilization Examples	27
Table A.3 Performance and Resource Utilization Examples	28
Table A.4. Performance and Resource Utilization Examples	28
Table A.5 Performance and Resource Utilization Examples	28

1. Introduction

The 2D Scaler IP core converts input video frames of one size to output video frames of a different size. Its flexible architecture supports a wide variety of scaling algorithms. The highly configurable design takes advantage of the embedded DSP blocks available in Lattice FPGAs. A simple I/O handshake makes the core suitable for either streaming video or bursty input video data. In-system input and output frame sizes updating is possible on a frame basis.

1.1. Quick Facts

Table 1.1 provides quick facts about the 2D Scaler IP core.

Table 1.1. 2D Scaler IP Core Quick Facts

		DSI to DSI IP Configuration					
		480P to 720P (YCbCr4:2:2, serial)		720P to 480P (YCbCr4:2:2, parallel)		720P to 1080P (RGB, parallel, dynamic)	
Core Requirements	FPGA Families Supported	ECP5™ and ECP5-5G™, LatticeECP3™, LatticeECP2M™, LatticeECP2MS, LatticeECP2™, LatticeECP2S, LatticeXP2™					
		LFE3-17EA	LFE5UM-45F	LFE3-17EA	LFE5UM-45F	LFE3-17EA	LFE5UM-45F
Resource Utilization	Targeted Device	LFE3-17EA-8FN484C	LFE5UM-45F-8BG381C	LFE3-17EA-8FN484C	LFE5UM-45F-8BG381C	LFE3-17EA-8FN484C	LFE5UM-45F-8BG381C
	Taps	4x4		4x4		4x4	
	Pixel Width	8		8		8	
	Coefficient Width	9		9		9	
	Registers	1109	1110	1332	1316	1650	1648
	LUTs	1287	1257	1395	1401	1899	1910
	EBRs	4	4	7	7	9	9
	MULT9x9	8	8	16	16	24	24
Design Tool Support	Lattice Implementation	Lattice Diamond® 3.10					
	Synthesis	Synopsys® Synplify™ Pro M-2017.03L-SP1-1					
	Simulation	Aldec® Active-HDL™ 10.3 Lattice Edition or Mentor Graphics® ModelSim™ SE 6.3F					

Note: Refer to [Appendix A](#) for the resource utilization of other supported FPGA families.

1.2. Features

The key features of the 2D Scaler IP are:

- Supports single-color, YCbCr 4:2:2, YCbCr 4:4:4 and RGB video formats
- Supports serial and parallel processing
- Dynamic parameter updating
- Supports multi-scaling algorithms
- Configurable number of filter taps for Lanczos coefficient set
- Configurable number of phases for Bicubic, and Lanczos coefficient sets
- Configurable pixel data width
- Configurable coefficient width
- Configurable parameter bus width and separate parameter bus clock
- Selectable memory type for line buffer and coefficient memories
- Option for sharing vertical and horizontal filter coefficient memories

1.3. Release Information

- 2D Scaler IP Core version 2.2; last updated May 2019

2. Functional Description

2.1. Key Concepts

Video scaling is the process of calculating values for the pixels in an output frame of dimensions X_{out} -by- Y_{out} from the values of pixels in an input frame of dimensions X_{in} -by- Y_{in} . Scaling up by an integer multiple involves inserting new pixels between the original pixels in the input frame and calculating each new pixel value as a weighted sum of nearby original pixel values. The number of original pixel values and their weights depends on the scaling algorithm employed. In general, including more original pixels in the calculation results in a higher quality result (but requires more FPGA resources). Conversely, down-scaling by an integer multiple involves dropping unneeded input pixels. Typically, the drop operation is preceded by a two-dimensional low-pass filter to avoid a jagged appearance in the output frame. The lowpass filtering operation is itself a weighted sum of nearby input pixels. The set of weights is referred to as the *filter kernel* or *coefficient set*.

2.2. Block Diagram

The high-level architecture of the 2D Scaler IP core is shown in [Figure 2.1](#).




Figure 2.1. 2D Scaler IP Core Block Diagram

The 2D Scaler IP core allows different scaling factors for the horizontal and vertical dimensions. It uses a separable filter architecture which, as depicted by the block diagram, performs the vertical and horizontal scaling in two steps. The input pixel data is first stored in the line buffer. The size of the line buffer is dictated by the number of the vertical filter taps and the maximum input frame width. Pixel data are read out of the line buffer and passed to the vertical filter column by column. Likewise, the vertical filter coefficients are read out of the coefficient memories and passed to the vertical filter for processing along with the pixel data. The row outputs from the vertical filter are then passed to the horizontal filter to generate the output pixels. Output precision control is then performed on the final output pixel value.


The 2D Scaler IP core supports in-system re-programming of the input and output frame sizes via a parameter bus. If the IP core is configured for dynamic parameter updating, then the maximum input and output frame resolutions need to be specified so that line buffer and various counters can be configured appropriately. Also the parameter bus can be configured to run on a separate clock. By default, the parameter bus runs on the input pixel sample clock.

When processing YCbCr 4:2:2 video format, the core averages neighboring pixels' Cb and Cr vectors to construct YCbCr 4:4:4 format for scaling.

2.3. Algorithm and Supported Filter Kernels

Video scaling is a process of generating pixels that do not exist in the original image. In order to compute an output pixel from a set of fixed input pixels, it is necessary to map the output pixel to the input pixel grid and estimate the location of the output pixel relative to the input pixels. The algorithm approximates the output pixel value by using a filter with coefficients weighted accordingly.

A 4-tap Bicubic filter uses four adjacent input pixels to interpolate an output pixel, for example. The spaces between the adjacent pixels are divided into a configurable number of positions called phases so that the output pixel is mapped into one of these positions. The weights of the coefficients are determined by the positions or phases and how close they are to the output pixel. The higher the number of phases, the more accurate is the interpolated output pixel.



$$Dst = P_{n-1} * \text{coeff}(1+v) + P_n * \text{coeff}(v) + P_{n+1} * \text{coeff}(1-v) + P_{n+2} * \text{coeff}(2-v)$$

- = Source Pixel
- * = Destination Pixel

Figure 2.2. Scaling Process with 4-Tap Bicubic Filter

The 2D Scaler IP core supports five adaptive scaling kernels: 1-tap nearest neighbor, 2-tap bilinear, 4-tap bicubic, and configurable multi-tap Lanczos filters. The range for the size of the Lanczos filters is from 4 taps to 12 taps. Filter coefficients are generated at compile time when the kernel is configured.

2.4. Dynamic Parameter Updating

The 2D Scaler IP core supports in-system input and output frame sizes updating via a register read/write interface called parameter ports. The parameter registers are listed below.

Table 2.1. Dynamic Parameter Registers

Address	Registers	Size	R/W	Description
0x0000	FRMWIDTH	32	R/W	Input frame width register – The FRMWIDTH value must be the input frame width minus 1. The minimum value is 31, and the maximum value is the maximum input frame width specified on the IP user interface minus 1. The default value is the maximum value. Input frame width must be an even number for YCbCr4:2:2 for- mat (that is FRMWIDTH must be odd).
0x0004	FRMHEIGHT	32	R/W	Input frame height register – The FRMHEIGHT must be the input frame height minus 1. The minimum value is 31, and the maximum value is the maximum input frame height specified on the IP user interface minus 1. The default value is the maximum value.
0x0008	OUTWIDTH	32	R/W	Output frame width register – The OUTWIDTH must be the output frame width minus 1. The

Address	Registers	Size	R/W	Description
				minimum value is 31, and the maximum value is the maximum output frame width specified on the IP user interface minus 1. The default value is the maximum value. Output frame width must be an even number for YCbCr4:2:2 format (that is OUTWIDTH must be odd).
0x000C	OUTHEIGHT	32	R/W	Output frame height register – The OUTHEIGHT must be the output frame height minus 1. The minimum value is 31, and the maximum value is the maximum output frame height specified on the IP user interface minus 1. The default value is the maximum value.
0x0010	VSFACOR	32	R/W	Vertical scaling factor register – $VSFACOR = ((FRMHEIGHT+1)*(1 \ll VFCBPWIDTH)) / (OUTHEIGHT+1)$. Where VFCBPWIDTH is the maximum value of log2 (maximum output frame height) and log2 (number of vertical filter phases).
0x0014	HSFACTOR	32	R/W	Horizontal scaling factor register – $HSFACTOR = ((FRMWIDTH+1)*(1 \ll HFCBPWIDTH)) / (OUTWIDTH+1)$. Where HFCBPWIDTH is the maximum value of log2 (maximum output frame width) and log2 (number of the horizontal filter phases).
0x0018	UPDATE	32	R/W	Update parameter enable register – When the writing of the parameter registers is complete, you should set this register to 1 to enable the parameter's status. The default value is 0. When the core updates the new parameters, it resets this register to 0.

The parameter registers can be written to only when the UPDATE register bit is 0. When the UPDATE bit is set to 1, the six parameters inside the core are updated with the new values when the frmsync_in signal is active, indicating a new input frame is arriving. After updating its internal parameters, the core resets the UPDATE bit to 0 to indicate that the parameter registers are now empty and can take on new values.

When dynamic parameter updating is enabled, you need to configure the largest input and output frame sizes the system expects to handle. This is so that the line buffer and various counters within the core can be configured properly. The core uses the default values for the input and output frame sizes to start until the driving block updates the parameters in the subsequent frames. The default values are the maximum input frame size and the maximum output frame size.

For most cases, VFCBPWIDTH equals to log2 (output frame height) for fixed scaler and log2(maximum output frame height) for dynamic scaler. HFCBPWIDTH equals to log2 (output frame width) for fixed scaler and log2 (maximum output frame width) for dynamic scaler. When the number of vertical phases is greater than the maximum output frame height, the VFCBPWIDTH equals to log2 (number of the vertical filter phases). When the number of horizontal phases is greater than the maximum output frame width, the HFCBPWIDTH equals to log2 (number of horizontal filter phases).

For the nearest neighbor and bilinear kernels, when the VFCBPWIDTH is smaller than the vertical coefficient bit width, its value should be replaced by the vertical coefficient bit width. Similarly, when the HFCBPWIDTH is smaller than the horizontal coefficient bit width, its value should be replaced by the horizontal coefficient bit width.

The values of VFCBPWIDTH and HFCBPWIDTH can be found in the generated parameter value file:

```
<project_dir>\scaler_eval<username>\rtl\params\params.v.
```

2.5. Rounding

The 2D Scaler IP core provides three types of rounding on the output pixel value. This is set at compile time by the parameter Rounding Mode. The values are:

- **Truncation** – Discards all bits to the right of the output’s least significant bit.
- **Normal** – Rounds away from zero if the fractional part is exactly one-half.
- **Convergent** – Rounds to the nearest integer if the fractional part is exactly one-half.

2.6. Primary I/O

Figure 2.3 shows the 2D Scaler IP Core I/O .




Figure 2.3. 2D Scaler IP Core I/O

Table 2.2. Primary I/O

Port Name	Size	I/O	Description
Global Signals			
clk	1	I	System clock
rstn	1	I	System asynchronous active-low reset signal
ce	1	I	Active high clock enable, optional
sr	1	I	Active high synchronous reset, optional
Video Input			
dvalid_in	1	I	Input valid
frmsync_in	1	I	Input frame sync signal, indicating current input pixel is at row 0, column 0
din	8 - 48	I	Pixel data in
ready	1	O	Core is ready for input
Video Output			
dout_enable	1	I	Input from down-stream module to enable output data, active high
dvalid_out	1	O	Output valid
frmsync_out	1	O	Output frame sync signal, indicating current output pixel is at row 0, column 0
dout	8 - 48	O	Pixel data out
fwidth_out	16	O	Current output frame width, optional, only for dynamic mode

fheight_out	16	O	Current output frame height, optional, only for dynamic mode
Parameter Bus (optional)			
pclk	1	I	Parameter bus clock
pwrite	1	I	Parameter bus write enable, active-high
paddr	5	I	Parameter bus address
pmdat	8/16/32	I	Parameter bus write data
prdat	8/16/32	O	Parameter bus read data

2.7. Interface Descriptions

2.7.1. Video Input/Output

The 2D Scaler IP core uses a simple handshake to pass pixel data into the core. The core asserts its ready output when it is ready to receive data. When the driving module has data to give the core, it drives the core's `dvalid_in` port to a `1` synchronously with the rising edge of the `clk` signal, providing the input pixel data on port `din`. The `frmsync_in` input should be driven to a `1` during the clock cycle when the first pixel of the first row in the incoming video frame is active. Correspondingly, `dvalid_out` is active when valid output pixel data is available on `dout`, and `frmsync_out` marks the first pixel, first row of the output video frame. When the input signal `dout_enable` is asserted, the core outputs video pixels. When `dout_enable` is de-asserted, the core stops generating output pixels after some pipeline delay. The maximum pipeline delay is not greater than 26 clock cycles.

2.7.2. Parameter Register Read/Write Interface

The 2D Scaler IP core uses a simple register read/write interface to update the input and output frame size control registers for dynamic scaling. The parameter bus interface can be configured to run on a separate clock. It operates at the input pixel clock by default.

When `pwrite` is high, `pmdat` and `paddr` should contain valid data. The contents of all parameter registers are transferred to the core's internal storage when `UPDATE` is asserted. If a parameter has not been written to before the assertion of `UPDATE`, its old value is transferred into the internal storage. The `prdat` contains the register read data corresponding to the address value on the `paddr` in the previous clock cycle.

When parameter bus data width equals 32, `paddr[1:0]` should be fixed to 0. When parameter bus data width equals to 16, `paddr[0]` should be fixed to 0.

The parameter bus data width is determined by the system CPU data width.

2.7.3. Control Signals and Timing

2.7.3.1. Line and Frame Flushing

The 2D Scaler IP core can accept pixels line by line and output the pixels line by line. There are several clock cycles required at the end of every line for the core to flush the current output line. [Figure 2.4](#) shows the line flushing cycles. The core cannot accept new input pixels during this time and pulls its `ready` output signal low.




Figure 2.4. Timing Diagram for Line Flushing Cycles

Similarly, there is a frame flushing period at the end of each input frame for the core to complete the current output frame. The number of clock cycles required equals $((\text{number of vertical filter taps}) / 2) * (\text{input frame width} + \text{line flushing cycle})$. Figure 2.5 shows the frame flushing cycle.




Figure 2.5. Timing Diagram for Frame Flushing Cycles

2.7.3.2. Video Input/Output Timing

The 2D Scaler IP core supports single color, YCbCr 4:2:2, YCbCr 4:4:4 and RGB video formats. For YCbCr 4:4:4 or RGB video formats, the three planes are interleaved for serial scaling and combined on the `din` and `dout` ports for parallel scaling. Figure 2.6 and Figure 2.7 show the timing of RGB serial scaling and parallel scaling.




Figure 2.6. RGB Serial Scaling




Figure 2.7. RGB Parallel Scaling (8-Bit Pixel)

For YCbCr 4:2:2 video serial scaling, the input and output sequence should be Cb, Y, Cr, Y, For parallel scaling, the Y plane occupies the upper bits of the *din* and *dout* ports, and the Cb and Cr planes occupy the lower bits. Cb and Cr planes are interleaved in the lower half, and Cb comes before Cr. Figure 2.8 and Figure 2.9 show the timing of YCbCr 4:2:2 serial scaling and parallel scaling.




Figure 2.8. YCbCr 4:2:2 Serial Scaling




Figure 2.9. YCbCr 4:2:2 Parallel Scaling (8-Bit Pixel)

Figure 2.10 shows the *dout_enable* control timing. When the *dout_enable* is de-asserted, the core stops outputting data after the pipeline delay. Similarly, when the *dout_enable* is asserted, the core begins outputting data after a certain pipeline delay. The asserting and de-asserting of *dout_enable* can be used to generate horizontal blank and vertical blank depending on the output video format.




Figure 2.10. *dout_enable* Control Timing

2.7.3.3. Dynamic Parameter Updating




Figure 2.11. Timing Diagram for Dynamic Parameter Updating (Parameter Bus Width = 32)

As shown in [Figure 2.11](#), IW is the input frame width, and IH is input frame height. OW and OH are the output frame width and height, respectively. VF is the vertical scaling factor, and HF the horizontal scaling factor. The parameter registers are writable only when UPDATE register is 0. When the UPDATE register bit is set to 1, the driving block should start the parameter updating at the next active *frmsync_in* and reset the UPDATE register to 0.

3. Parameter Settings

This section describes how to generate the 2D Scaler IP core using the IPexpress™ tool. You may refer to the [IP Core Generation](#) section on how to generate the IP.

The 2D Scaler configuration user interface is accessed via the IPexpress tool and provides an interface for setting the desired parameters and invoking the IP core generator. Since the values of some parameters affect the size of the resultant core, the maximum value for these parameters may be limited by the size of the target device. [Table 3.1](#) provides a list of the user-configurable parameters for the 2D Scaler IP core.

Table 3.1. 2D Scaler IP Core Parameter Settings

Parameter	Range/Options	Default
Video Frame In and Out		
Video format	Single color, YCbCr4:2:2, YcbCr4:4:4 or RGB	YCbCr4:2:2
(Max.) Input frame width	32-4096	720
(Max.) Input frame height	32-4096	576
(Max.) Output frame width	32-4096	1280
(Max.) Output frame height	32-4096	720
Parallel processing	Yes, No	Yes
Dynamic parameter updating	Yes or No	No
Filter Specification		
Kernel	Nearest, Bilinear, Bicubic, Lanczos	Lanczos
Number of vertical filter taps	4-12 (for Lanczos only)	4
Number of horizontal filter taps	4-12 (for Lanczos only)	4
Number of vertical filter phases	16, 32, 64, 128, 256, 512 (for Bicubic and Lanczos)	64
Number of horizontal filter phases	16, 32, 64, 128, 256, 512 (for Bicubic and Lanczos)	64
I/O Specifications		
Input pixel bit width	8-16	8
Coefficient bit width	6-16	9
Output pixel bit width	8-16	8
Parameter bus bit width	8, 16, 32	32
Separate parameter bus clock	Yes, No	No
Optional Ports		
Synchronous reset	Yes or No	No
Clock enable	Yes or No	No
Output frame size ports	Yes, No	No
Precision Control		
Rounding mode	Truncation, Normal, Convergent	Normal
Memory Type		
Line buffer type	EBR, Distributed	EBR
Vertical coefficient memory type	EBR, Distributed	Distributed
Horizontal coefficient memory type	EBR, Distributed	Distributed
Share vertical and horizontal coefficient memories	Yes or No	No
Synthesis Options		
Frequency constraint (MHz)	1-400	250
Fanout limit	1-200	100
Resource sharing	Yes, No	Yes
Pipelining and retiming	Yes, No	No

3.1. Architecture

The Architecture tab provides the settings for video frames and algorithm options.




Figure 3.1. Architecture Tab

3.1.1. Frame Decisions

This section provides the settings that define the number of color planes of the video stream, input/output frame dimensions, and in-system (dynamic) parameter updating.


- **Video Format** defines the format of a video stream. It can be single-color, YCbCr4:2:2, YCbCr4:4:4, or RGB.
- The **Parallel Processing** checkbox determines whether the core processes video streams in parallel.
- The **Dynamic Parameter Updating** checkbox determines whether the core supports dynamic scaling. Refer to the [Dynamic Parameter Updating](#) section for more information.
- **Input Frame Width** and **Input Frame Height** define the input video frame size for fixed scaling.
- **Output Frame Width** and **Output Frame Height** define the output video frame size for fixed scaling.
- When dynamic scaling is enabled, the **Max Input Frame Width**, **Max Input Frame Height**, **Max Output Frame Width** and **Max Output Frame Height** specify the largest input and output frame sizes the core needs to support.
- The range for the frame dimensions is 32 to 4096 for both fixed scaling and dynamic scaling.

3.1.2. Filter Physical Characteristics

- **Kernel** selects the scaling algorithm of the core.
- **Number of Vertical Filter Taps** represents the number of multipliers that may be used by the core for the vertical filter; this number varies between 4 and 12 only for the Lanczos filter.
- **Number of Horizontal Filter Taps** represents the number of multipliers that may be used by the core for the horizontal filter; this number varies between 4 and 12 only for the Lanczos filter.
- **Number of Vertical Filter Phases** is a power of 2 number which provides the setting for the number of phases of the vertical filter and may vary between 16 and 512. Setting this number high increases the vertical coefficient storage.
- **Number of Horizontal Filter Phases** is a power of 2 number which provides the setting for the number of phases of the horizontal filter and may vary between 16 and 512. Setting this number high increases the horizontal coefficient storage.

3.2. I/O Specification

The I/O Specification tab provides the settings for pixel data and coefficient widths, coefficient data type, coefficient binary point, and rounding mode.



The screenshot shows the 'I/O Specification' tab of the Lattice IP Core configuration tool. It is divided into four main sections:

- Data width:** Contains three dropdown menus: 'Input pixel width' set to 8, 'Coefficient width' set to 9, and 'Output pixel width' set to 8.
- Parameter Bus:** Contains a dropdown menu for 'Parameter bus width' set to 32, and a checkbox for 'Separate parameter bus clock' which is currently unchecked.
- Optional Ports:** Contains three checkboxes: 'Synchronous reset (sr)', 'Clock enable (ce)', and 'Output frame size ports', all of which are currently unchecked.
- Precision Control:** Contains a dropdown menu for 'Rounding mode' set to 'Normal'.

Figure 3.2. I/O Specification Tab

- **Input Pixel Width** sets the bit width of the incoming pixel values and may vary between 8 and 16, inclusive.
- **Coefficients Width** sets the bit width of the coefficients and may vary between 6 and 18, inclusive.
- **Output Pixel Width** sets the output pixel bit width and may vary between 8 and 16, inclusive.
- **Parameter Bus Width** sets the bus width of the parameter register's read/write interface. This parameter is only available when dynamic parameter updating is selected.
- The **Separate Parameter Bus Clock Checkbox** determines whether the core uses a separate clock to run the parameter bus interface. This parameter is only available when dynamic parameter updating is selected.
- The **Synchronous Reset Checkbox** determines whether the core has a synchronous reset port.
- The **Clock Enable Checkbox** determines whether the core has a clock enable port.
- The **Output Frame Size Ports Checkbox** determines whether the core provides output frame size ports. This parameter is only available when dynamic parameter updating is selected.
- **Rounding Mode** selects between Truncation, Normal (away from zero), and Convergent rounding.

3.3. Implementation

The Implementation tab provides the settings for the optional ports and synthesis constraints.




Figure 3.3. Implementation Tab

- The **Line Buffer Type** parameter selects EBR or Distributed RAM for the line buffer implementation.
- **Vertical Coefficient Memory Type** selects EBR or Distributed RAM for the vertical coefficient memory.
- **Horizontal Coefficient Memory Type** selects EBR or Distributed RAM for the horizontal coefficient memory.
- The **Share Vertical and Horizontal Coefficient Memories** checkbox determines whether the core uses one memory for both the vertical and horizontal coefficients. This option is only available when both the vertical and horizontal coefficient memories are set as the EBR type.
- **Frequency Constraint** sets the required clock frequency in MHz. This option is active for all the clock domains in the core.
- **Fanout Limit** sets the fanout limit value for the synthesis tool. Resource sharing and pipelining and retiming, if enabled, are synthesis directives that are used in the core generation. You can adjust these options to get a better timing result.

4. IP Core Generation

This section provides information on how to generate the 2D Scaler IP core using the Diamond IPexpress or Clarity Designer tool, and how to include the core in a top-level design.

4.1. Licensing the IP Core

An IP core- and device-specific license is required to enable full, unrestricted use of the 2D Scaler IP core in a complete, top-level design. Instructions on how to obtain licenses for Lattice IP cores are given at <http://www.latticesemi.com/en/Support/Licensing>.

You may download and generate the 2D Scaler IP core and fully evaluate the core through functional simulation and implementation (synthesis, map, place and route) without an IP license. The 2D Scaler IP core supports the Lattice IP hardware evaluation capability, which makes it possible to create versions of the IP core which operate in hardware for a limited time (approximately four hours) without requiring an IP license. See [Hardware Evaluation](#) for further details. However, a license is required to enable timing simulation, to open the design in the Diamond EPIC tool, and to generate bitstreams that do not include the hardware evaluation timeout limitation

4.2. Getting Started

The 2D Scaler IP core is available for download from the Lattice IP Server using the IPexpress or Clarity Designer tool. The IP files are automatically installed using ispUPDATE technology in any user-specified directory. After the IP core has been installed, the IP core is available in the IPexpress user interface dialog box shown in [Figure 4.1](#). Clarity Designer tool has a similar user interface.

To generate a specific IP core configuration, you must specify the following:

- **Project Path** – Path to the directory where the generated IP files is located.
- **File Name** – *Username* designation given to the generated IP core and corresponding folders and files.
- **(Diamond) Module Output** – Verilog or VHDL
- **Design Entry Type** – Verilog HDL or VHDL
- **Device Family** – Device family to which IP is to be targeted (For example, LatticeECP2M, LatticeECP3, etc.). Only families that support the particular IP core are listed.
- **Part Name** – Specific targeted part within the selected device family.

4.3. Configuring the 2D Scaler IP Core in IPexpress

For ECP3, ECP2 and XP2 devices, the 2D Scaler configuration user interface is accessed via the IPexpress tool, and provides an interface for setting the desired parameters and invoking the IP core generator. The start-up IPexpress page allows you to select the IP to be generated, project directory, user-designated module name, design entry type, and target device. The *File Name* is used as the username in the core generation. The 2D Scaler IP core is found under **IP > DSP**, as shown in [Figure 4.1](#).




Figure 4.1. IPexpress Dialog Box (Diamond Version)

Important Note: File Name cannot be *scaler_core*, as this name has been used in the internal design of the core.

Note that if the IPexpress tool is called from within an existing project, Project Path, Module Output, Device Family and Part Name default to the specified project parameters. Refer to the IPexpress tool online help for further information.

To create a custom configuration, click the **Customize** button in the IPexpress tool dialog box to display the 2D Scaler IP core configuration user interface, as shown in [Figure 4.2](#). From this dialog box, you can select the IP parameter options specific to their application. Refer to [Parameter Settings](#) for more information on the 2D Scaler IP core parameter settings.




Figure 4.2. Configuration User Interface (Diamond Version)

4.3.1. IPexpress-Created Files and Top-Level Directory Structure

When you click the **Generate** button in the IP Configuration dialog box, the IP core and supporting files are generated in the specified *Project Path* directory. The directory structure of the generated files is shown in Figure 4.3. This example shows the directory structure generated with the 2D Scaler for LatticeECP3 device.




Figure 4.3. 2D Scaler IP Core Directory Structure

Table 4.1 provides a list of key files and directories created by the IPexpress tool and how they are used. The IPexpress tool creates several files that are used throughout the design cycle. The names of most of the created files are customized to the user's module name specified in the IPexpress tool.

Table 4.1. File List

File	Description
<username>.lpc	This file contains the IPexpress tool options used to recreate or modify the core in the IPexpress tool.
<username>.ipx	The IPX file holds references to all of the elements of an IP or module after it is generated from the IPexpress tool (Diamond version only). The file is used to bring in the appropriate files during the design implementation and analysis. It is also used to re-load parameter settings into the IP/module generation user interface when an IP/module is being re-generated.
<username>.ngo	This file provides the synthesized IP core.
<username>_bb.v	This file provides the synthesis black box for the user's synthesis.
<username>_inst.v	This file provides an instance template for the 2D Scaler IP core.
<username>_beh.v	This file provides the front-end simulation library for the 2D Scaler IP core.

Table 4.2 provides a list of additional key files that provide IP core generation status information and command line generation capability that are generated in the user's project directory.

Table 4.2. Additional Files

File	Description
<username>_generate.tcl	This file is created when the user interface Generate button is pushed. This file may be run from the command line.
<username>_generate.log	This is the synthesis and map log file.
<username>_gen.log	This is the IPexpress IP generation log file.

4.3.2. Instantiating the Core

The generated 2D Scaler IP core package includes black-box (<username>_bb.v) and instance (<username>_inst.v) templates that can be used to instantiate the core in a top-level design. An example RTL top-level reference source file that can be used as an instantiation template for the IP core is provided in <project_dir>\scaler_eval<username>\src\rtl\top. You may also use this top-level reference as the starting template for the top level of their complete design.

4.3.3. Running Functional Simulation

Simulation support for the 2D Scaler IP core is provided for the Aldec Active-HDL (Verilog and VHDL) simulator and the Mentor Graphics ModelSim simulator. The functional simulation includes a configuration-specific behavioral model of the 2D Scaler IP core. The test bench sources stimulus to the core, and monitors output from the core. The generated IP core package includes the configuration-specific behavior model (<username>_beh.v) for functional simulation in the Project Path root directory. The simulation scripts supporting ModelSim evaluation simulation is provided in <project_dir>\scaler_eval<username>\sim\modelsim\scripts. The simulation script supporting Aldec evaluation simulation is provided in <project_dir>\scaler_eval<username>\sim\aldec\scripts. Both ModelSim and Active-HDL simulation is supported via test bench files provided in <project_dir>\scaler_eval\testbench. Models required for simulation are provided in the corresponding \models folder.

To run simulations using Active HDL, follow these steps:

1. Open Active-HDL.
2. Under the Tools tab, select **Execute Macro**.
3. Browse to folder `\<project_dir>\scaler_eval\<username>\sim\aldec\scripts` and execute one of the **do** scripts shown.

To run the ModelSim evaluation simulation, follow these steps:

1. Open ModelSim.
2. Under the File tab, select Change Directory and choose the folder `<project_dir>\scaler_eval\<username>\sim\modelsim\scripts`.
3. Under the Tools tab, select **Execute Macro** and execute the ModelSim **do** script shown.

Note: When the simulation is complete, a pop-up window appears asking *Are you sure you want to finish?* Choose **No** to analyze the results. Choosing **Yes** closes ModelSim.

4.3.4. Synthesizing and Implementing the Core in a Top-Level Design

Synthesis support for the 2D Scaler IP core is provided for Synopsys Synplify. The 2D Scaler IP core itself is synthesized and is provided in NGO format when the core is generated in IPexpress. You may synthesize the core in their own top-level design by instantiating the core in their top level as described previously and then synthesizing the entire design with Synplify.

The top-level file `<username>_eval_top.v` provided in `\<project_dir>\scaler_eval\<username>\src\top` supports the ability to implement the 2D Scaler IP core in isolation. Push-button implementation of this top-level design with either Synplify RTL synthesis is supported via the project files `<username>_eval.ldf` (Diamond) located in the `\<project_dir>\scaler_eval\<username>\impl\synplify`.

To use this project file in Diamond:

1. Choose **File > Open Project**.
2. Browse to `\<project_dir>\scaler_eval\<username>\impl\synplify` in the Open Project dialog box.
3. Select and open `<username>.ldf`. At this point, all of the files needed to support top-level synthesis and implementation is imported to the project.
4. Select the **Process** tab in the left-hand user interface window.
5. Implement the complete design via the standard Diamond user interface flow.

4.4. Configuring the 2D Scaler IP Core in Clarity Designer

For ECP5 and ECP5-5G devices, the 2D Scaler configuration user interface is accessed via the Clarity Designer tool, and provides an interface for setting the desired parameters and invoking the IP core generator. The top-level structure, IP core instantiation process and steps in running simulation are the same as IPexpress. For more details on how to configure an IP core in Clarity Designer, go to **Lattice Diamond Help > Clarity Designer Help**.

4.5. Hardware Evaluation

The 2D Scaler IP core supports the Lattice IP hardware evaluation capability, which makes it possible to create versions of the IP core that operate in hardware for a limited period of time (approximately four hours) without requiring the purchase of an IP license. It may also be used to evaluate the core in hardware in user-defined designs.

4.5.1. Enabling Hardware Evaluation in Diamond

If using Synplify Pro, choose **Project > Active Strategy > Translate Design Settings**. The hardware evaluation capability may be enabled/disabled in the Strategy dialog box. It is enabled by default.

4.6. Updating/Regenerating the IP Core

By regenerating an IP core with IPexpress, you can modify any of its settings including device type, design entry method, and any of the options specific to the IP core. Regenerating can be done to modify an existing IP core or to create a new but similar one.

4.6.1. Regenerating an IP Core in Diamond

To regenerate an IP Core in Diamond:

1. In IPexpress, click the **Regenerate** button.
2. In the Regenerate view of IPexpress, choose the IPX source file of the module or IP you wish to regenerate.
3. IPexpress shows the current settings for the module or IP in the Source box. Make your new settings in the **Target** box.
4. If you want to generate a new set of files in a new location, set the new location in the **IPX Target File** box. The base of the file name is the base of all the new file names. The IPX Target File must end with an .ipx extension.
5. Click **Regenerate**. The module's dialog box opens showing the current option settings.
6. In the dialog box, choose the desired options. To get information about the options, click **Help**. Also, check the **About** tab in IPexpress for links to technical notes and user guides. IP may come with additional information. As the options change, the schematic diagram of the module changes to show the I/O and the device resources the module needs.
7. To import the module into your project if it is not already there, select **Import IPX to Diamond Project** (not available in stand-alone mode).
8. Click **Generate**.
9. Check the **Generate Log** tab to check for warnings and error messages.
10. Click **Close**.

The IPexpress package file (.ipx) supported by Diamond holds references to all of the elements of the generated IP core required to support simulation, synthesis and implementation. The IP core may be included in your design by importing the .ipx file to the associated Diamond project. To change the option settings of a module or IP that is already in a design project, double-click the module's .ipx file in the File List view. This opens IPexpress and the module's dialog box showing the current option settings. Then go to step 6 above.

References

For more information, refer to:

- [ECP5 and ECP5-5G Family Data Sheet](#)
- [Lattice ECP3 EA Family Data Sheet](#)
- [Lattice ECP2/M Family Data Sheet](#)
- [Lattice XP2 Family Data Sheet](#)

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

Appendix A. Resource Utilization

This appendix gives resource utilization information for Lattice FPGAs using the 2D Scaler IP core. IPexpress and Clarity Designer (for ECP5 and ECP5-5G) are the Lattice IP configuration utilities, and are included as a standard feature of the Diamond design tool. Details regarding the use of these utilities can be found in Diamond online help systems. For more information on the Diamond design tool, visit the Lattice web site at: www.latticesemi.com/software.

ECP5 and ECP5-5G Devices

Table A.1. Performance and Resource Utilization Examples

Video Format	Max. Input Frame Size	Max. Output Frame Size	Parallel Processing	Dynamic	Taps	Pixels Width	Coefficient Width	Registers	LUT4s	Slices	EBRs	MULT9X9s	f _{MAX}
YCbCr422	720x480	1280x720	No	No	4x4	8	9	1110	1257	917	4	8	243
YCbCr422	1280x720	720x480	Yes	No	4x4	8	9	1316	1401	1024	7	16	236
RGB	1280x720	1920x1080	Yes	Yes	4x4	8	9	1648	1910	1336	9	24	255

Note: Performance and utilization data are generated targeting a LFE5UM-45F-8BG381C device using Lattice Diamond 3.10 and Synplify Pro M-2017.03L-SP1-1 software. Performance may vary when using a different software version or targeting a different device density or speed grade within the ECP5 family.

Ordering Part Number

The Ordering Part Number (OPN) for the 2D Scaler IP core targeting ECP5 and ECP5-5G devices is SCALER-E5-U or SCALER-E5-UT.

LatticeECP3

Table A.2. Performance and Resource Utilization Examples

Video Format	Max. Input Frame Size	Max. Output Frame Size	Parallel Processing	Dynamic	Taps	Pixels Width	Coefficient Width	Registers	LUT4s	Slices	EBRs	MULT9X9s	f _{MAX}
YCbCr422	720x480	1280x720	No	No	4x4	8	9	1109	1287	929	4	8	262
YCbCr422	1280x720	720x480	Yes	No	4x4	8	9	1332	1395	1046	7	16	280
RGB	1280x720	1920x1080	Yes	Yes	4x4	8	9	1650	1899	1311	9	24	260

Note: Performance and utilization data are generated targeting a LFE3-35EA-8FN484C device using Lattice Diamond 3.10 and Synplify Pro M-2017.03L-SP1-1 software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP3 family.

Ordering Part Number

The Ordering Part Number (OPN) for the 2D Scaler IP core targeting LatticeECP3 devices is SCALER-E3-U1.

LatticeECP2M and LatticeECP2MS Devices

Table A.3 Performance and Resource Utilization Examples

Video Format	Max. Input Frame Size	Max. Output Frame Size	Parallel Processing	Dynamic	Taps	Pixels Width	Coefficient Width	Registers	LUT4s	Slices	EBRs	MULT9X9s	f _{MAX}
YCbCr422	720x480	1280x720	No	No	4x4	8	9	1108	1197	908	4	8	239
YCbCr422	1280x720	720x480	Yes	No	4x4	8	9	1318	1276	1016	7	16	239
RGB	1280x720	1920x1080	Yes	Yes	4x4	8	9	1648	1810	1356	9	24	222

Note: Performance and utilization data are generated targeting a LFE2M20E-7F484C device using Lattice Diamond 3.10 and Synplify Pro M-2017.03L-SP1-1 software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP2M and LatticeECP2MS family.

Ordering Part Number

The Ordering Part Number (OPN) for the 2D Scaler IP core targeting LatticeECP2M/S devices is SCALER-PM-U1.

LatticeECP2 and LatticeECP2S Devices

Table A.4. Performance and Resource Utilization Examples

Video Format	Max. Input Frame Size	Max. Output Frame Size	Parallel Processing	Dynamic	Taps	Pixels Width	Coefficient Width	Registers	LUT4s	Slices	EBRs	MULT9X9s	f _{MAX}
YCbCr422	720x480	1280x720	No	No	4x4	8	9	1110	1205	913	4	8	250
YCbCr422	1280x720	720x480	Yes	No	4x4	8	9	1320	1284	1021	7	16	252
RGB	1280x720	1920x1080	Yes	Yes	4x4	8	9	1650	1818	1361	9	24	269

Note: Performance and utilization data are generated targeting a LFE2-20E-7F484C device using Lattice Diamond 1.3 and Synplify Pro E-2011.03L software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP2 and LatticeECP2S family.

Ordering Part Number

The Ordering Part Number (OPN) for the 2D Scaler IP core targeting LatticeECP2 and LatticeECP2S devices is SCALER-P2-U1.

LatticeXP2 Devices

Table A.5 Performance and Resource Utilization Examples

Video Format	Max. Input Frame Size	Max. Output Frame Size	Parallel Processing	Dynamic	Taps	Pixels Width	Coefficient Width	Registers	LUT4s	Slices	EBRs	MULT9X9s	f _{MAX}
YCbCr422	720x480	1280x720	No	No	4x4	8	9	1109	1287	929	4	8	262
YCbCr422	1280x720	720x480	Yes	No	4x4	8	9	1332	1395	1046	7	16	280
RGB	1280x720	1920x1080	Yes	Yes	4x4	8	9	1650	1899	1331	9	24	260

Note: Performance and utilization data are generated targeting a LFXP2-30E-7F484C device using Lattice Diamond 3.10 and Synplify Pro M-2017.03L-SP1-1 software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeXP2 family.

Ordering Part Number

The Ordering Part Number (OPN) for the 2D Scaler IP core targeting LatticeXP2 devices is SCALER-X2-U1.

Revision History

Revision 1.3, IP Core version 2.2, May 2019

Section	Change Summary
All	<ul style="list-style-type: none"> Changed document number from IPUG88 to FPGA-IPUG-02048. Added Disclaimers section. Updated document template.
Introduction	Updated Table 1.1. 2D Scaler IP Core Quick Facts in Quick Facts section.
IP Core Generation	<ul style="list-style-type: none"> Updated content to add Clarity Designer tool. Added Configuring the 2D Scaler IP Core in Clarity Designer section.
References	Updated content.
Appendix A. Resource Utilization	<ul style="list-style-type: none"> Updated Resource Utilization Table A.1 to Table A.5.

Revision 1.2, IP Core version 2.1, August 2013

Section	Change Summary
All	Updated corporate logo.
References	Updated format.
Technical Support Assistance	Updated Lattice Technical Support information.
Appendix A. Resource Utilization	Modified the title for Resource Utilization tables.

Revision 1.1, IP Core version 2.0, October 2011

Section	Change Summary
All	Updated to support 2D Scaler IP version 2.0.

Revision 1.0, IP Core version 1.0, February 2011

Section	Change Summary
All	Initial release



www.latticesemi.com