Not Recommended for New Designs



VTM[™] Current Multiplier V048x160y015A





High Efficiency, Sine Amplitude Converter™

FEATURES

- 48 Vdc to 16 Vdc 15 A current multiplier
 Operating from standard 48 V or 24 V PRM[™] Regulators
- High efficiency (>95%) reduces system power consumption
- High density (51 A/in³)
- "Full Chip" VI Chip[®] package enables surface mount, low impedance interconnect to system board
- Contains built-in protection features against:
 - Overvoltage Lockout
 - Overcurrent
 - Short Circuit
 - Overtemperature
- Provides enable/disable control, internal temperature monitoring
- ZVS/ZCS resonant Sine Amplitude Converter topology
- Less than 50°C temperature rise at full load in typical applications

TYPICAL APPLICATIONS

- High End Computing Systems
- Automated Test Equipment
- High Density Power Supplies
- Communications Systems

DESCRIPTION

The VI Chip current multiplier is a high efficiency (>95%) Sine Amplitude Converter[™] (SAC) operating from a 26 to 55 Vdc primary bus to deliver an isolated output. The Sine Amplitude Converter offers a low AC impedance beyond the bandwidth of most downstream regulators; therefore capacitance normally at the load can be located at the input to the Sine Amplitude Converter. Since the K factor of the V048x160y015A is 1/3, the capacitance value can be reduced by a factor of 9, resulting in savings of board area, materials and total system cost.

The V048x160y015A is provided in a VI Chip package compatible with standard pick-and-place and surface mount assembly processes. The co-molded VI Chip package provides enhanced thermal management due to a large thermal interface area and superior thermal conductivity. The high conversion efficiency of the V048x160y015A increases overall system efficiency and lowers operating costs compared to conventional approaches.


The V048x160y015A enables the utilization of Factorized Power Architecture[™] which provides efficiency and size benefits by lowering conversion and distribution losses and promoting high density point of load conversion.

V_{IN} = 26 to 55 V	I _{OUT} = 15 A(NOM)
$V_{OUT} = 8.7$ to 18.3 V(NO LOAD)	K = 1/3

PART NUMBERING

PA	RT NU	M	BER	PACKAGE STYLE	PRODUCT GRADE
V048	x 16) y	015A	F = J-Lead	T = -40 to 125°C
				T = Through hole	M = -55 to 125°C

For Storage and Operating Temperatures see Section 6.0 General Characteristics



vicorpower.com 800 927.9474



TYPICAL APPLICATION

1.0 ABSOLUTE MAXIMUM VOLTAGE RATINGS

The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent							anent
damage to the device.	MIN	<u>MAX</u>	<u>UNIT</u>		MIN	<u>MAX</u>	UNIT
+ IN to - IN	-1.0	60	V_{DC}	VC to - IN	-0.3	20	V _{DC}
PC to - IN	-0.3	20	V_{DC}	+ IN / - IN to + OUT / - OUT (hipot)		2250	V _{DC}
TM to -IN	-0.3	7	V_{DC}	+ OUT to - OUT	-0.5	30	V _{DC}

2.0 ELECTRICAL CHARACTERISTICS

Specifications apply over all line and load conditions unless otherwise noted; **Boldface** specifications apply over the temperature range of $-40^{\circ}C < T_J < 125^{\circ}C$ (T-Grade); All other specifications are at $T_J = 25^{\circ}C$ unless otherwise noted.

ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT	
) (No external VC applied	26		55		
Input voltage range	V _{IN}	VC applied	0		55	V _{DC}	
V _{IN} slew rate	dV _{IN} /dt				1	V/µs	
V _{IN} UV turn off	V _{IN_UV}	Module latched shutdown, No external VC applied, I _{OUT} = 15A		19	26	V	
		V _{IN} = 48 V	3		8.5		
No. I and a survey disaination	D	V _{IN} = 26 V to 55 V			10		
No Load power dissipation	P _{NL}	V _{IN} = 48 V, T _C = 25 °C		4.3	5.6	W	
		V_{IN} = 26 V to 55 V, T_C = 2 °C			7		
Inrush current peak	I _{INRP}	VC enable, V _{IN} = 48 V, C _{OUT} = 800 μ F, R _{LOAD} = 1040 m Ω		13	20	А	
DC input current	I _{IN_DC}				5.5	A	
Transfer ratio	K	$K = V_{OUT}/V_{IN}$, $I_{OUT} = 0$ A		1/3		V/V	
Output voltage	V _{OUT}	$V_{OUT} = V_{IN} \cdot K - I_{OUT} \cdot R_{OUT}$, Section 11				V	
Output current (average)	I _{OUT_AVG}				15	A	
Output current (peak)	I _{OUT_PK}	$T_{PEAK} < 10 \text{ ms}, I_{OUT AVG} \le 15 \text{ A}$			18.8	A	
Output power (average)	P _{OUT_AVG}	$I_{OUT_AVG} \le 15 \text{ A}$			240	W	
		$V_{\rm IN} = 48$ V, $I_{\rm OUT} = 15$ A	94.5	95.3			
Efficiency (ambient)	ηамв	$V_{IN} = 26 V \text{ to } 55 V$, $I_{OUT} = 15 A$	90.0			%	
		$V_{\rm IN} = 48 \text{ V}, I_{\rm OUT} = 7.5 \text{ A}$	93.8	94.8			
Efficiency (hot)	η_{HOT}	$V_{IN} = 48 \text{ V}, \text{ T}_{C} = 100^{\circ}\text{C}, \text{ I}_{OUT} = 15 \text{ A}$	94.4	95.0		%	
Efficiency (over load range)	η _{20%}	3 A < I _{OUT} < 15 A	82.0			%	
Output resistance (cold)	R _{OUT} COLD	$T_{\rm C} = -40^{\circ}$ C, $I_{\rm OUT} = 15$ A	11.0	22.1	31.0	mΩ	
Output resistance (ambient)	R _{OUT_AMB}	$T_{c} = 25^{\circ}C, I_{OUT} = 15 \text{ A}$	19	26.6	33.0	mΩ	
Output resistance (hot)	R _{OUT_HOT}	$T_{\rm C} = 100^{\circ}{\rm C}, I_{\rm OUT} = 15 {\rm A}$	24.0	30.2	35.0	mΩ	
Switching frequency	F _{SW}		1.56	1.65	1.74	MHz	
Output ripple frequency	F _{SW RP}		3.12	3.30	3.48	MHz	
Output voltage ripple	V _{OUT_PP}	$C_{OUT} = 0$ F, $I_{OUT} = 15$ A, $V_{IN} = 48$ V, 20 MHz BW, Section 12		250	350	mV	
Output inductance (parasitic)	L _{OUT_PAR}	Frequency up to 30 MHz, Simulated J-lead model		600		pН	
Output capacitance (internal)	C _{OUT_INT}	Effective Value at 16 V _{OUT}		4.1		μF	
Output capacitance (external)	C _{OUT_EXT}	VTM Standalone Operation. V _{IN} pre-applied, VC enable			800	μF	
PROTECTION							
Overvoltage lockout	V _{IN_OVLO+}	Module latched shutdown	55.1	58.9	60.0	V	
Overvoltage lockout response time constant	T _{OVLO}	Effective internal RC filter		7.8		μs	
Output overcurrent trip	I _{OCP}		16	31	44	A	
Short circuit protection trip current	I _{SCP}		35			A	
Output overcurrent response time constant	T _{OCP}	Effective internal RC filter (Integrative).		7.7		ms	
Short circuit protection response time	T _{SCP}	From detection to cessation of switching (Instantaneous)		1		μs	
Thermal shutdown setpoint	T _{J_OTP}		125	130	135	°C	
Reverse inrush current protection		Reverse Inrush protection disabled for this product					



3.0 SIGNAL CHARACTERISTICS

Specifications apply over all line and load conditions unless otherwise noted; **Boldface** specifications apply over the temperaturerange of $-40^{\circ}C < T_J < 125^{\circ}C$ (T-Grade); All other specifications are at $T_J = 25^{\circ}C$ unless otherwise noted.

VTM CONTROL : VC

- Used to wake up powertrain circuit.
- A minimum of 11.5 V must be applied indefinitely for V_{IN} < 26 V to ensure normal operation.
 - to ensure normal operation. VC slew rate must be within range for a succesful start.
- PRM[™] VC can be used as valid wake-up signal source.
- Internal Resistance used in "Adaptive Loop" compensation
- VC voltage may be continuously applied

SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
		External VC voltage	V _{VC_EXT}	Required for start up, and operation below 26 V. See Section 7.	11.5		16.5	V
				VC = 11.5 V, V _{IN} = 0 V		115	150	
				VC = 11.5 V, V _{IN} > 26 V		0		1.
	Steady	VC current draw	I _{VC}	VC = 16.5 V, V _{IN} > 26 V		0		mA
	Steady			Fault mode. VC > 11.5 V		60		
		VC internal diode rating	D _{VC_INT}			100		V
ANALOG		VC internal resistor	R _{VC-INT}			2.0		kΩ
INPUT		VC internal resistor temperature coefficient	T _{VC_COEFF}				900	ppm/°C
		VC start up pulse	V _{VC SP}	Tpeak <18 ms			20	V
	Start Up	VC slew rate	dVC/dt	Required for proper start up;	0.02		0.25	V/µs
		VC inrush current	I _{INR VC}	VC = 16.5 V, dVC/dt = 0.25 V/µs			1	A
		VC to V _{OUT} turn-on delay	T _{ON}	V_{IN} pre-applied, PC floating, VC enable, C_{PC} = 0 μF			500	μs
	Transitional	VC to PC delay	T _{vc_pc}	VC = 11.5 V to PC high, $V_{IN} = 0$ V, dVC/dt = 0.25 V/ μ s		75	125	μs
		Internal VC capacitance	C _{VC_INT}	VC = 0 V		3.2		μF

• The PC pin enables and disables the VTM. When held below 2 V, the VTM will be disabled.

• PC pin outputs 5 V during normal operation. PC pin is equal to 2.5 V during fault mode given $V_{IN} > 26$ V or VC > 11.5 V.

- Module will shutdown when pulled low with an impedance less than 400 $\Omega.$

• In an array of VTMs, connect PC pin to synchronize start up.

• PC pin cannot sink current and will not disable other modules during fault mode.


•	After successful start up and under no fault condition, PC can be used as
	a 5 V regulated voltage source with a 2 mA maximum current.

SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	ТҮР	MAX	UNIT
		PC voltage	V _{PC}		4.7	5.0	5.3	V
	Steady	PC source current	I _{PC OP}				2	mA
ANALOG OUTPUT		PC resistance (internal)	R _{PC_INT}	Internal pull down resistor	50	150	400	kΩ
001901		PC source current	I _{PC_EN}		50	100	300	μA
	Start Up	PC capacitance (internal)	C _{PC INT}	Section 7			1100	рF
		PC resistance (external)	R _{PC_S}		60			kΩ
	Enable	PC voltage	V _{PC_EN}		2	2.5	3	V
	District	PC voltage (disable)	V _{PC_DIS}				2	V
DIGITAL	Disable	PC pull down current	I _{PC_PD}		5.1			mA
INPUT / OUPUT		PC disable time	T _{PC_DIS_T}			5		μs
	Transitional	PC fault response time	T _{FR_PC}	From fault to $PC = 2 V$		100		μs

- The TM pin monitors the internal temperature of the VTM controller IC within an accuracy of ±5°C.
 Can be used as a "Power Good" flag to verify that the VTM is operating.
 Output drive
 - The TM pin has a room temperature setpoint of 3 V and approximate gain of 10 mV/°C.
 - Output drives Temperature Shutdown comparator

SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	ТҮР	MAX	UNIT
		TM voltage	V _{TM AMB}	T _J controller = 27°C	2.95	3.00	3.05	V
ANALOG		TM source current	I _{TM}				100	μΑ
OUTPUT	Steady	TM gain	A _{TM}			10		mV/°C
		TM voltage ripple	V _{TM_PP}	$C_{TM} = 0$ F, $V_{IN} = 48$ V, $I_{OUT} = 15$ A		120	200	mV
	Disable	TM voltage	V _{TM_DIS}			0		V
DIGITAL OUTPUT		TM resistance (internal)	R _{TM INT}	Internal pull down resistor	25	40	50	kΩ
(FAULT FLAG)	Transitional	TM capacitance (external)	C _{TM EXT}				50	pF
		TM fault response time	T _{FR_TM}	From fault to $TM = 1.5 V$		10		μs

4.0 TIMING DIAGRAM





5.0 APPLICATION CHARACTERISTICS

The following values, typical of an application environment, are collected at $T_c = 25^{\circ}C$ unless otherwise noted. See associated figures for general trend data.

ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	ТҮР	UNIT
No load power dissipation	P _{NL}	V _{IN} = 48 V, PC enabled	4.4	W
Efficiency (ambient)	η _{ΑΜΒ}	V _{IN} = 48 V, I _{OUT} = 15 A	95.5	%
Efficiency (hot)	ηнот	V _{IN} = 48 V, I _{OUT} = 15 A, T _C = 100°C	95.2	%
Output resistance (cold)	R _{OUT_COLD}	V _{IN} = 48 V, I _{OUT} = 15 A, T _C = -40°C	24.5	mΩ
Output resistance (ambient)	R _{OUT_AMB}	V _{IN} = 48 V, I _{OUT} = 15 A	29.1	mΩ
Output resistance (hot)	R _{OUT_HOT}	V _{IN} = 48 V, I _{OUT} = 15 A, T _C = 100°C	33.4	mΩ
Output voltage ripple	V _{OUT_PP}	$C_{OUT} = 0$ F, $I_{OUT} = 15$ A, $V_{IN} = 48$ V, 20 MHz BW, Section 12	233	mV
V _{OUT} transient (positive)	V _{OUT_TRAN+}	$I_{OUT_STEP} = 0$ A to 15 A, $V_{IN} = 48$ V, $I_{SLEW} = 13$ A/us	700	mV
V _{OUT} transient (negative)	V _{OUT_TRAN} -	$I_{OUT_STEP} = 15 \text{ A to 0 A}, V_{IN} = 48 \text{ V}$ $I_{SLEW} = 52 \text{ A/us}$	700	mV






Figure 1 — No load power dissipation vs. V_{IN}








Figure 2 — Full load efficiency vs. temperature






Figure 4 — Efficiency and power dissipation at 25°C








Figure 7 — V_{RIPPLE} vs. I_{OUT} ; No external C_{OUT}. Board mounted module, scope setting : 20 MHz analog BW




Figure 9 — Full load ripple, 100 µF C_{IN}: No external C_{OUT.} Board mounted module, scope setting : 20 MHz analog BW




Figure 6 — R_{OUT} vs. temperature




Figure 8 — Safe operating area









Figure 10 — Start up from application of V_{IN} ; VC pre-applied $C_{OUT} = 800 \ \mu F$
















6.0 GENERAL CHARACTERISTICS

Specifications apply over all line and load conditions unless otherwise noted; **Boldface** specifications apply over the temperature range of $-40^{\circ}C < T_J < 125^{\circ}C$ (T-Grade); All Other specifications are at $T_J = 25^{\circ}C$ unless otherwise noted.

Width W 21.75/[0.856] 22.07[0.866] 22.25/[0.87] 6.86/[0.25] 6.73/[0.263] 6.88/[0.27] Height Wol No heat sink 6.48/[0.256] 6.73/[0.263] 6.88/[0.27] 6.88/[0.27] Weight W No heat sink 6.48/[0.254] 6.73/[0.263] 6.73/[0.263] Lead finish Wickel 0.51 2.03 6.73/[0.263] 6.73/[0.263] THERMAL Operating temperature T ₁ Vickel 0.02 0.15 Operating temperature T ₁ VitMa8E1600015A00 (M-Grade) -40 125 VTMA8E11600015A00 (M-Grade) -55 125 125 Thermal resistance	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	ТҮР	MAX	UNIT
Length I 22.5 / [1.20] 32.5 / [1.20] 32.75 / [1.28] Width W 21.75 / [0.856] 22.0 / [0.866] 22.25 / [0.87] Height H 6.48 / [0.255] 6.73 / [0.266] 6.98 / [0.27] Volume Vol No heat sink 4.81 / [0.254] 6.98 / [0.27] Weight W No.ela sink 15.0 / [0.53] 2.03 Lead finish Wickel 0.51 2.03 0.051 Palladium 0.02 0.15 6.69 / [0.27] 2.03 0.051 Thermal resistance Ψ_{L} Vo48x160/015A (FGrade) -40 125 125 Thermal resistance Ψ_{L} Isothermal heat sink and sol (M-Grade) -55 125 125 Thermal capacity I Isothermal internal PCB 1 I 5 125 Storage temperature Ψ_{L} Supported by I-lead only 5 125 125 Storage temperature Ψ_{S} Supported by I-lead only 6 125 125 125	MECHANICAL						
Width W 21.75 / (0.856] 22.0 / (0.866] 22.25 / (0.87) Height H 6.48 / (0.256) 6.73 / (0.265) 6.98 / (0.27) Volume Vol No heat sink 4.81 / (0.294) 15.0 / (0.53) Weight W Is.0 / (0.53) 2.03 Lead finish Mickel 0.51 2.03 Palladium 0.02 0.15 Gold 0.003 0.051 THERMAL V048x160y015A (T-Grade) -40 125 VTMA8ET1600015A00 (M-Grade) -55 125 125 VTMA8ET1600015A00 (M-Grade) -55 125 125 Thermal resistance		L		32.25 / [1.270]	32.5 / [1.280]	32.75 / [1.289]	mm/[ir
Height H 6.48 / [0.255] 6.73 / [0.255] 6.98 / [0.27 Volume Vol No heat sink 4.81 / [0.294] 4.81 / [0.294] Weight W 15.0 / [0.53] 2.03 Lead finish Paladium 0.02 0.051 2.03 THERMAL Output Gold 0.003 0.051 Coperating temperature Tj VMA82160y015A (FGrade) -40 125 VTMA8EF160M015A00 (M-Grade) -55 125 125 Thermal resistance ϕ_{JC} Isothermal internal PCB 1 1 Thermal capacity - - - 6 6 ASSEMBLY - - - 6 6 125 Pack compressive force - Supported by J-lead only - 6 6 125 Pack compressive force - - - - 6 125 Storage temperature TsT TymA8EF160M015A0 (M-Grade) -40 125 - 125							mm/[ir
Volume Vol No heat sink 4,81 / [0.294] Weight W 15.0 / [0.53] 15.0 / [0.53] Lead finish Mickel 0.51 2.03 Palladium 0.02 0.15 Gold 0.003 0.051 THERMAL 0.02 0.051 Operating temperature T VM48x160y015A (F-Grade) -40 125 VTMA8ET1600015A00 (M-Grade) -55 125 125 Thermal resistance $ oplok$ Isothermal internal PC8 1 1 Thermal capacity - - - - - Peak compressive force applied to case (2-axis) Supported by J-lead only - 6 125 Storage temperature T ₅ T VTM48ET1600015A0 (M-Grade) -40 125 VTM48ET1600015A0 (M-Grade) -40 125 125 Storage temperature T ₅ T VTM48ET1600015A00 (M-Grade) -65 125 VTM48ET1600015A00 (M-Grade) -40 125 125 VTM48ET1600015A00 (M-Grade							mm/[ir
Weight W Iscal 15.0 / [0.53] Lead finish $Vickel$ 0.51 2.03 Gold 0.003 0.051 THERMAL V048x160y015A (F-Grade) -40 125 Operating temperature T_j V048x160y015A (V-Grade) -40 125 Thermal resistance Ψ_{IC} Bothermal heat sink and isothermal heat sink and isothermal internal PCB 1 1 Thermal capacity - - - - - ASSEMBLY - - - - - Pack compressive force applied to case (Z-axis) Supported by J-lead only - - 6 - Storage temperature T_{TT} V048x160y015A (F-Grade) -40 125 - Storage temperature T_{TT} Supported by J-lead only - 6 -			No heat sink	0.407 [0.200]			cm ³ /[in
Itekel 0.51 2.03 Palladium 0.02 0.15 Gold 0.002 0.15 THERMAL V048x160y015A (F-Grade) -40 125 Operating temperature Tj V1M48ET16000X000 (F-Grade) -55 125 Thermal resistance $\mbox{$\phi$C}$ Image: State							g/[oz
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	veight		Nickol	0.51	15.07 [0.55]	2.03	9/[02
Gold 0.003 0.051 THERMAL V04x160y015A (T-Grade) -40 125 Operating temperature T_J V04x160y015A (T-Grade) -55 125 Operating temperature ϕ_{JC} bothermal heat sink and sistermal internal PCB 1 125 Thermal resistance ϕ_{JC} bothermal heat sink and sistermal internal PCB 1 1 ASSEMBLY Supported by J-lead only - 5 - 125 Storage temperature T_{ST} V04x16D(0015A00 (M-Grade) -40 125 Storage temperature T_{ST} V04x160y015A (T-Grade) -40 125 Storage temperature T_{ST} V04x160y015A (T-Grade) -40 125 Storage temperature T_{ST} V04x16D(0015A00 (M-Grade) -65 125 ESD withstand ESD_EDM Fund Rody Model, "JEDEC JESD 22-C101-0" -40 125 SolDERING ESD_CDM Charge Device Model, "JEDEC JESD 22-C101-0" 400 -245 Peak temperature during reflow MSL 4 (Datecode 1528 and later) 24	Lead finish						μm
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $							μπ
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	ТНЕРМАІ						
$ \begin{array}{ c c c c } \mbox{Operating temperature} & T_J & VTM48ET160M015A00 (M-Grade) & -55 & 125 \\ \hline VTM48ET160M015A00 (M-Grade) & -40 & 125 \\ \hline VTM48ET160M015A00 (M-Grade) & -55 & 125 \\ \hline \mbox{Thermal resistance} & $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $	THERMAL		V(0.48)(160)(016A)(TCrade)	40		125	°C
Operating temperature Γ_J VTM48ET1600015A00 (T-Grade) -40 125 Thermal resistance $\ensuremath{\phi_Jc}$ Isothermal heat sink and isothermal internal PCB 1 Thermal capacity 5 1 ASSEMBLY 5 5 Peak compressive force applied to case (Z-axis) Supported by J-lead only 6 Storage temperature Tsr V048x160y015A (T-Grade) -40 125 Truthere V048x160y015A (T-Grade) -40 125 Storage temperature Tsr V048x160y015A (T-Grade) -40 125 ESD withstand ESD_HBM VTM48ET160M015A00 (M-Grade) -65 125 ESD representative during reflow ESD_HBM "IEDEC JESD 22-A114+" 1000 10 SOLDERING ESD_CDM Charge Device Model, "IEDEC JESD 22-C101-D" 400 245 Peak truempehove 217°C 60 90 90 90 90 Peak true above 217°C 10 1.5 3 3 Solation representation capacitance CIN_OUT 1.5 6 90 Solation repost reflow Intermed beingin, Stationa							°C
V Wall 100 V SA00 (Value) -40 -12	Operating temperature	Т					°C
$\begin{array}{c c c c c c c c c c c c c c c c c c c $							°C
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Thormal resistance	ф	Isothermal heat sink and	-55	1	125	_
ASSEMBLYASSEMBLYAssemblyAssemblyPeak compressive force applied to case (Z-axis)Supported by J-lead only6Supported by J-lead only 5.41 Storage temperature T_{ST} $V048x160y015A$ (T-Grade)-40125T T_{ST} $V048x160y015A00$ (M-Grade)-65125VTM48ET160M015A00 (M-Grade)-65125125VTM48ET160M015A00 (M-Grade)-65125125VTM48ET160M015A00 (M-Grade)-65125125ESD withstand ESD_{HBM} "JEDEC JESD 22-A114-F"1000100ESD cold $Charge Device Model,$ "JEDEC JESD 22-C101-D"400-65SOLDERINGMSL 4 (Datecode 1528 and later)245Peak temperature during reflowMSL 4 (Datecode 1528 and later)245Peak teng rate during reflow1.53Peak tooling rate post reflow1.53Solation voltage (hipot) V_{HIPOT} 2250Isolation resistance C_{IN_OUT} Unpowered unit2500Isolation resistance R_{IN_OUT} 10MTBFMIL-HDBK-217 Plus Parts Count; 25°C Ground Benign, Stationary, Indoors / Computer Profile3.8		Ψ _{JC}					°CM
Peak compressive force applied to case (Z-axis)Supported by J-lead only6Supported by J-lead only5.41Storage temperature T_{ST} T $V048x160y015A (T-Grade)$ -40125VTM48ET1600015A00 (M-Grade)-65125VTM48ET1600015A00 (M-Grade)-40125VTM48ET1600015A00 (M-Grade)-40125VTM48ET1600015A00 (M-Grade)-65125VTM48ET1600015A00 (M-Grade)-65125VTM48ET1600015A00 (M-Grade)-65125VTM48ET1600015A00 (M-Grade)-40125VTM48ET1600015A00 (M-Grade)-40125VTM48ET1600015A00 (M-Grade)-40125VTM48ET1600015A00 (M-Grade)-40125VTM48ET1600015A00 (M-Grade)-40125VTM48ET1600015A00 (M-Grade)-40125VTM48ET1600015A00 (M-Grade)-40125VTM48ET1600015A00 (M-Grade)-40125VTM48ET1600015A00 (M-Grade)-40125SolDERINGVIEDC JESD 22-C101-D*400Peak temperature during reflowMSL 4 (Datecode 1528 and later)245Peak temperature during reflowMSL 4 (Datecode 1528 and later)245Peak cooling rate post reflow1.53Solation voltage (hipot)V _{HPOT} 2250Isolation voltage (hipot)V _{HPOT} 2250Isolation capacitanceG _{N_OUT} 10MTBFMIL-HDBK-217 Plus Parts Count; 25°C Ground Benign, Controlled3.8MTBFMIL-HDBK-217 Plus Parts Cou	Thermal capacity				5		Ws/°
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Peak compressive force		Supported by Lload only			6	lbs
$ Storage temperature \\ Storage temperature \\ T_{ST} & VTM48EF160M015A00 (M-Grade) & -65 & 125 \\ VTM48ET160M015A00 (M-Grade) & -40 & 125 \\ VTM48ET160M015A00 (M-Grade) & -65 & -6 & -6 & -6 & -6 & -6 & -6 & -$	applied to case (Z-axis)		Supported by J-lead only			5.41	lbs/i
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			V048x160y015A (T-Grade)	-40		125	°C
$\frac{VTM48E11601015A00 (T-Grade)}{VTM48E11601015A00 (T-Grade)} -40 $ $\frac{125}{VTM48E1160M015A00 (M-Grade)} -65 $ $ESD_{HBM} \frac{ESD_{HBM}}{"JEDEC JESD 22-A114-F"} \frac{1000}{400} $ $\frac{ESD_{EDM}}{"JEDEC JESD 22-C101-D"} \frac{400}{400} $ $\frac{Charge Device Model,}{"JEDEC JESD 22-C101-D"} \frac{400}{400} $ $\frac{Charge Device Model,}{TEC} \frac{Charge Device Model,}{TEC} \frac{Charge Device Model,}{TECOTIS 220} $ $\frac{Charge Device Model,}{TECOTIS 220} \frac{2250}{500} \frac{3200}{3200} \frac{3800}{500} \frac{3200}{500} \frac{3800}{500} \frac{3200}{500} \frac{3800}{500} \frac{10}{50} $ $\frac{TT}{TECOTIS 220} Computer Profile Telorotis 220}{TECOTIS 220} Computer Profile Telorotis 220} \frac{5.6}{5.6} $			VTM48EF160M015A00 (M-Grade)	-65		125	°C
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	storage temperature	I ST	VTM48ET160T015A00 (T-Grade)	-40		125	°C
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			VTM48ET160M015A00 (M-Grade)	-65		125	°C
$ \begin{array}{ c c c c c } ESD_{CDM} & \begin{array}{c} Charge Device Model, \\ "JEDEC JESD 22-C101-D" & 400 & \\ \end{array} \\ \hline \\ SOLDERING & \hline \\ SOLD & \hline \\ Sea & \hline \\ Peak temperature during reflow & \hline \\ Peak temperature during reflow & \hline \\ Peak temperature during reflow & \hline \\ Peak heating rate during reflow & \hline \\ Peak cooling rate post reflow & \hline \\ Peak cooling rate post reflow & \hline \\ Peak cooling rate post reflow & \hline \\ SAFETY & \hline \\ Isolation voltage (hipot) & V_{HIPOT} & \hline \\ Isolation voltage (hipot) & V_{HIPOT} & \hline \\ Isolation capacitance & C_{IN_OUT} & Unpowered unit & 2500 & 3200 & 3800 \\ Isolation resistance & R_{IN_OUT} & \hline \\ MIL-HDBK-217 Plus Parts Count; \\ 25^{\circ}C Ground Benign, Stationary, \\ Indoors / Computer Profile & \hline \\ Telcordia Issue 2 - Method I Case 1; \\ Ground Benign, Controlled & \hline \\ \end{array} $		ESD _{HBM}	Human Body Model,	1000			.,
Peak temperature during reflowMSL 4 (Datecode 1528 and later)245Peak time above 217°C6090Peak heating rate during reflow1.53Peak cooling rate post reflow1.56SAFETY	ESD withstand	ESD _{CDM}		400			V _{DC}
Peak temperature during reflowMSL 4 (Datecode 1528 and later)245Peak time above 217°C6090Peak heating rate during reflow1.53Peak cooling rate post reflow1.56SAFETY							
Peak time above 217°C6090Peak heating rate during reflow1.53Peak cooling rate post reflow1.56SAFETY1.56Isolation voltage (hipot) V_{HIPOT} 2250Isolation capacitance C_{IN_OUT} Unpowered unit2500Isolation resistance R_{IN_OUT} 10MTBFMIL-HDBK-217 Plus Parts Count; 25°C Ground Benign, Stationary, Indoors / Computer Profile3.8Telcordia Issue 2 - Method I Case 1; Ground Benign, Controlled5.6			MCL 4 (Datacada 1520			245	°C
Peak heating rate during reflow 1.5 3 Peak cooling rate post reflow 1.5 6 SAFETY - - - Isolation voltage (hipot) V _{HIPOT} 2250 - Isolation capacitance C _{IN_OUT} Unpowered unit 2500 3200 3800 Isolation resistance R _{IN_OUT} 10 - - - - MTBF MIL-HDBK-217 Plus Parts Count; 25°C Ground Benign, Stationary, Indoors / Computer Profile 3.8 - - Telcordia Issue 2 - Method I Case 1; Ground Benign, Controlled 5.6 - - -			MISE 4 (Datecode 1528 and later)		<u> </u>		-
Peak cooling rate post reflow 1.5 6 SAFETY 1.5 6 Isolation voltage (hipot) V _{HIPOT} 2250 Isolation capacitance C _{IN_OUT} Unpowered unit 2500 3200 3800 Isolation resistance R _{IN_OUT} 10 10 10 10 MTBF MIL-HDBK-217 Plus Parts Count; 25°C Ground Benign, Stationary, Indoors / Computer Profile 3.8 3.8 Telcordia Issue 2 - Method I Case 1; Ground Benign, Controlled 5.6 5.6							S
SAFETY Image: Safety state							°C/9
Isolation voltage (hipot) V _{HIPOT} 2250 Isolation capacitance C _{IN_OUT} Unpowered unit 2500 3200 3800 Isolation resistance R _{IN_OUT} Ino 10 10 MTBF MIL-HDBK-217 Plus Parts Count; 25°C Ground Benign, Stationary, Indoors / Computer Profile 3.8 3.8 Telcordia Issue 2 - Method I Case 1; Ground Benign, Controlled 5.6	Peak cooling rate post reflow				1.5	6	°C/s
Isolation capacitance C _{IN_OUT} Unpowered unit 2500 3200 3800 Isolation resistance R _{IN_OUT} Unpowered unit 10 10 MTBF MIL-HDBK-217 Plus Parts Count; 25°C Ground Benign, Stationary, Indoors / Computer Profile 3.8 3.8 Telcordia Issue 2 - Method I Case 1; Ground Benign, Controlled 5.6							
Isolation resistance R _{IN_OUT} 10 MIL-HDBK-217 Plus Parts Count; 25°C Ground Benign, Stationary, Indoors / Computer Profile 3.8 Telcordia Issue 2 - Method I Case 1; Ground Benign, Controlled 5.6							Vdc
Isolation resistance R _{IN_OUT} 10 MTBF MIL-HDBK-217 Plus Parts Count; 25°C Ground Benign, Stationary, Indoors / Computer Profile 3.8 Telcordia Issue 2 - Method I Case 1; Ground Benign, Controlled 5.6			Unpowered unit	2500	3200	3800	pF
MTBF MIL-HDBK-217 Plus Parts Count; 25°C Ground Benign, Stationary, Indoors / Computer Profile Telcordia Issue 2 - Method I Case 1; Ground Benign, Controlled 5.6	Isolation resistance			10			MΩ
Ground Benign, Controlled 5.6	MTBF		25°C Ground Benign, Stationary, Indoors / Computer Profile		3.8		MHr
					5.6		MHr
			cTUVus	· · · · · · · · · · · · · · · · · · ·			
Agency approvals / standards CURus "CE Marked for Low Voltage Directive and RoHS Recast Directive, as applicable"	Agency approvals / standards					11.0	

7.0 USING THE CONTROL SIGNALS VC, PC, TM, IM

The VTM Control (VC) pin is an input pin which powers the internal VCC circuitry when within the specified voltage range of 11.5 V to 16.5 V. This voltage is required for VTM current multiplier start up and must be applied as long as the input is below 26 V. In order to ensure a proper start, the slew rate of the applied voltage must be within the specified range.

Some additional notes on the using the VC pin:

- In most applications, the VTM module will be powered by an upstream PRM[™] regulator which provides a 10 ms VC pulse during start up. In these applications the VC pins of the PRM regulator and VTM current multiplier should be tied together.
- The VC voltage can be applied indefinitely allowing for continuous operation down to 0 ${\rm V}_{\rm IN}.$
- The fault response of the VTM module is latching. A positive edge on VC is required in order to restart the unit. If VC is continuously applied the PC pin may be toggled to restart the VTM module.

Primary Control (PC) pin can be used to accomplish the following functions:

- Delayed start: Upon the application of VC, the PC pin will source a constant 100 μ A current to the internal RC network. Adding an external capacitor will allow further delay in reaching the 2.5 V threshold for module start.
- Auxiliary voltage source: Once enabled in regular operational conditions (no fault), each VTM PC provides a regulated 5 V, 2 mA voltage source.
- Output disable: PC pin can be actively pulled down in order to disable the module. Pull down impedance shall be lower than 400 Ω .
- Fault detection flag: The PC 5 V voltage source is internally turned off as soon as a fault is detected. It is important to notice that PC doesn't have current sink capability. Therefore, in an array, PC line will not be capable of disabling neighboring modules if a fault is detected.
- Fault reset: PC may be toggled to restart the unit if VC is continuously applied.

Temperature Monitor (TM) pin provides a voltage proportional to the absolute temperature of the converter control IC.

It can be used to accomplish the following functions:

- Monitor the control IC temperature: The temperature in Kelvin is equal to the voltage on the TM pin scaled by 100. (i.e. $3.0 \text{ V} = 300 \text{ K} = 27^{\circ}\text{C}$). If a heat sink is applied, TM can be used to thermally protect the system.
- Fault detection flag: The TM voltage source is internally turned off as soon as a fault is detected. For system monitoring purposes (microcontroller interface) faults are detected on falling edges of TM signal.

8.0 START UP BEHAVIOR

Depending on the sequencing of the VC with respect to the input voltage, the behavior during start up will vary as follows:

- Normal operation (VC applied prior to V_{IN}): In this case the controller is active prior to ramping the input. When the input voltage is applied, the VTM module output voltage will track the input (See Figure 10). The inrush current is determined by the input voltage rate of rise and output capacitance. If the VC voltage is removed prior to the input reaching 26 V, the VTM may shut down.
- Stand-alone operation (VC applied after V_{IN}): In this case the VTM output will begin to rise upon the application of the VC voltage (See Figure 11). The Adaptive Soft Start Circuit (See Section 11) may vary the ouput rate of rise in order to limit the inrush current to its maximum level. When starting into high capacitance, or a short, the output current will be limited for a maximum of 1200 µsec. After this period, the Adaptive Soft Start Circuit will time out and the VTM module may shut down. No restart will be attempted until VC is re-applied or PC is toggled. The maximum output capacitance is limited to 800 µF in this mode of operation to ensure a successful start.

9.0 THERMAL CONSIDERATIONS

VI Chip[®] products are multi-chip modules whose temperature distribution varies greatly for each part number as well as with the input/output conditions, thermal management and environmental conditions. Maintaining the top of the V048x160y015A case to less than 100°C will keep all junctions within the VI Chip module below 125°C for most applications.


The percent of total heat dissipated through the top surface versus through the J-lead is entirely dependent on the particular mechanical and thermal environment. The heat dissipated through the top surface is typically 60%. The heat dissipated through the J-lead onto the PCB board surface is typically 40%. Use 100% top surface dissipation when designing for a conservative cooling solution.

It is not recommended to use a VI Chip module for an extended period of time at full load without proper heat sinking.



V048x160y015A

10.0 VTM MODULE BLOCK DIAGRAM





11.0 SINE AMPLITUDE CONVERTER™ POINT OF LOAD CONVERSION

The Sine Amplitude Converter (SAC) uses a high frequency resonant tank to move energy from input to output. (The resonant tank is formed by Cr and leakage inductance Lr in the power transformer windings as shown in the VTM module Block Diagram. See Section 10). The resonant LC tank, operated at high frequency, is amplitude modulated as a function of input voltage and output current. A small amount of capacitance embedded in the input and output stages of the module is sufficient for full functionality and is key to achieving power density.

The V048x160y015A SAC can be simplified into the following model:




Figure 14 — VI Chip[®] module AC model

At no load:

$$V_{OUT} = V_{IN} \bullet K \tag{1}$$

K represents the "turns ratio" of the SAC. Rearranging Eq (1):

$$K = \frac{V_{OUT}}{V_{IN}}$$
(2)

In the presence of load, V_{OUT} is represented by:

$$V_{OUT} = V_{IN} \bullet K - I_{OUT} \bullet R_{OUT}$$
(3)

and I_{OUT} is represented by:

$$I_{OUT} = \frac{I_{IN} - I_Q}{K}$$
(4)

 R_{OUT} represents the impedance of the SAC, and is a function of the R_{DSON} of the input and output MOSFETs and the winding resistance of the power transformer. I_Q represents the quiescent current of the SAC control and gate drive circuitry.

The use of DC voltage transformation provides additional interesting attributes. Assuming that $R_{OUT} = 0 \Omega$ and $I_Q = 0 A$, Eq. (3) now becomes Eq. (1) and is essentially load independent, resistor R is now placed in series with V_{IN} as shown in Figure 15.




Figure 15 — K = 1/32 Sine Amplitude ConverterTM with series input resistor

The relationship between V_{IN} and V_{OUT} becomes:

$$V_{OUT} = (V_{IN} - I_{IN} \bullet R) \bullet K$$
(5)

Substituting the simplified version of Eq. (4) $(I_Q \text{ is assumed} = 0 \text{ A})$ into Eq. (5) yields:

$$V_{OUT} = V_{IN} \bullet K - I_{OUT} \bullet R \bullet K^2$$
(6)

This is similar in form to Eq. (3), where R_{OUT} is used to represent the characteristic impedance of the SACTM. However, in this case a real R on the input side of the SAC is effectively scaled by K² with respect to the output.

Assuming that $R = 1 \Omega$, the effective R as seen from the secondary side is 0.98 m Ω , with K = 1/32 as shown in Figure 15.

A similar exercise should be performed with the additon of a capacitor or shunt impedance at the input to the SAC. A switch in series with $V_{\rm IN}$ is added to the circuit. This is depicted in Figure 16.




Figure 16 — Sine Amplitude Converter™ with input capacitor

A change in V_{IN} with the switch closed would result in a change in capacitor current according to the following equation:

$$I_{C}(t) = C \frac{dV_{IN}}{dt}$$
(7)

Assume that with the capacitor charged to $V_{\rm IN},$ the switch is opened and the capacitor is discharged through the idealized SAC. In this case,

$$I_{C} = I_{OUT} \bullet K$$
(8)

Substituting Eq. (1) and (8) into Eq. (7) reveals:

$$I_{OUT} = \frac{C}{K^2} \cdot \frac{dV_{OUT}}{dt}$$
(9)

The equation in terms of the output has yielded a K² scaling factor for C, specified in the denominator of the equation. A K factor less than unity, results in an effectively larger capacitance on the output when expressed in terms of the input. With a K=1/32 as shown in Figure 16, C=1 μ F would appear as C=1024 μ F when viewed from the output.

Low impedance is a key requirement for powering a highcurrent, low voltage load efficiently. A switching regulation stage should have minimal impedance while simultaneously providing appropriate filtering for any switched current. The use of a SAC between the regulation stage and the point of load provides a dual benefit of scaling down series impedance leading back to the source and scaling up shunt capacitance or energy storage as a function of its K factor squared. However, the benefits are not useful if the series impedance of the SAC is too high. The impedance of the SAC must be low, i.e. well beyond the crossover frequency of the system.

A solution for keeping the impedance of the SAC low involves switching at a high frequency. This enables small magnetic components because magnetizing currents remain low. Small magnetics mean small path lengths for turns. Use of low loss core material at high frequencies also reduces core losses.

The two main terms of power loss in the VTM module are:

- No load power dissipation (P_{NL}): defined as the power used to power up the module with an enabled powertrain at no load.
- Resistive loss (R_{OUT}): refers to the power loss across the VTM modeled as pure resistive impedance.

$$P_{\text{DISSIPATED}} = P_{\text{NL}} + P_{\text{R}_{\text{OUT}}}$$
(10)

Therefore,

$$P_{OUT} = P_{IN} - P_{DISSIPATED} = P_{IN} - P_{NL} - P_{R_{OUT}}$$
(11)

The above relations can be combined to calculate the overall module efficiency:

$$\eta = \frac{P_{OUT}}{P_{IN}} = \frac{P_{IN} - P_{NL} - P_{R_{OUT}}}{P_{IN}}$$
(12)

$$= \frac{V_{IN} \bullet I_{IN} - P_{NL} - (I_{OUT})^2 \bullet R_{OUT}}{V_{IN} \bullet I_{IN}}$$

$$= 1 - \left(\frac{P_{NL} + (I_{OUT})^2 \bullet R_{OUT}}{V_{IN} \bullet I_{IN}}\right)$$

12.0 INPUT AND OUTPUT FILTER DESIGN

A major advantage of a SAC system versus a conventional PWM converter is that the former does not require large functional filters. The resonant LC tank, operated at extreme high frequency, is amplitude modulated as a function of input voltage and output current and efficiently transfers charge through the isolation transformer. A small amount of capacitance embedded in the input and output stages of the module is sufficient for full functionality and is key to achieving high power density.

This paradigm shift requires system design to carefully evaluate external filters in order to:

1. Guarantee low source impedance.

To take full advantage of the VTM module dynamic response, the impedance presented to its input terminals must be low from DC to approximately 5 MHz. Input capacitance may be added to improve transient performance or compensate for high source impedance.

2. Further reduce input and/or output voltage ripple without sacrificing dynamic response.

Given the wide bandwidth of the VTM module, the source response is generally the limiting factor in the overall system response. Anomalies in the response of the source will appear at the output of the VTM module multiplied by its K factor.

3. Protect the module from overvoltage transients imposed by the system that would exceed maximum ratings and cause failures.

The VI Chip[®] module input/output voltage ranges must not be exceeded. An internal overvoltage lockout function prevents operation outside of the normal operating input range. Even during this condition, the powertrain is exposed to the applied voltage and power MOSFETs must withstand it.

13.0 CAPACITIVE FILTERING CONSIDERATIONS FOR A SINE AMPLITUDE CONVERTER™

It is important to consider the impact of adding input and output capacitance to a Sine Amplitude Converter on the system as a whole. Both the capacitance value and the effective impedance of the capacitor must be considered.

A Sine Amplitude Converter has a DC $R_{\rm OUT}$ value which has already been discussed in section 11. The AC $R_{\rm OUT}$ of the SAC contains several terms:

- Resonant tank impedance
- Input lead inductance and internal capacitance
- Output lead inductance and internal capacitance

The values of these terms are shown in the behavioral model in section 11. It is important to note on which side of the transformer these impedances appear and how they reflect across the transformer given the K factor.

The overall AC impedance varies from model to model. For most models it is dominated by DC R_{OUT} value from DC to beyond 500 KHz. The behavioral model in section 11 should be used to approximate the AC impedance of the specific model.

Any capacitors placed at the output of the VTM module reflect back to the input of the module by the square of the K factor (Eq. 9) with the impedance of the module appearing in series. It is very important to keep this in mind when using a PRM[™] regulator to power the VTM module. Most PRM modules have a limit on the maximum amount of capacitance that can be applied to the output. This capacitance includes both the PRM output capacitance and the VTM module output capacitance reflected back to the input. In PRM module remote sense applications, it is important to consider the reflected value of VTM module output capacitance when designing and compensating the PRM module control loop.

Capacitance placed at the input of the VTM module appear to the load reflected by the K factor with the impedance of the VTM module in series. In step-down ratios, the effective capacitance is increased by the K factor. The effective ESR of the capacitor is decreased by the square of the K factor, but the impedance of the module appears in series. Still, in most step-down VTM modules an electrolytic capacitor placed at the input of the module will have a lower effective impedance compared to an electrolytic capacitor placed at the output. This is important to consider when placing capacitors at the output of the module. Even though the capacitor may be placed at the output, the majority of the AC current will be sourced from the lower impedance, which in most cases will be the module. This should be studied carefully in any system design using a module. In most cases, it should be clear that electrolytic output capacitors are not necessary to design a stable, well-bypassed system.

14.0 CURRENT SHARING

The SAC topology bases its performance on efficient transfer of energy through a transformer without the need of closed loop control. For this reason, the transfer characteristic can be approximated by an ideal transformer with some resistive drop and positive temperature coefficient.

This type of characteristic is close to the impedance characteristic of a DC power distribution system, both in behavior (AC dynamic) and absolute value (DC dynamic).

When connected in an array with the same K factor, the VTM module will inherently share the load current (typically 5%) with parallel units according to the equivalent impedance divider that the system implements from the power source to the point of load.

Some general recommendations to achieve matched array impedances:

- Dedicate common copper planes within the PCB to deliver and return the current to the modules.
- Provide the PCB layout as symmetric as possible.
- Apply same input / output filters (if present) to each unit.

For further details see <u>AN:016 Using BCM[®] Bus Converters</u> in High Power Arrays.




Figure 17 — VTM module array

15.0 FUSE SELECTION

In order to provide flexibility in configuring power systems VI Chip® products are not internally fused. Input line fusing of VI Chip products is recommended at system level to provide thermal protection in case of catastrophic failure.

The fuse shall be selected by closely matching system requirements with the following characteristics:


- Current rating (usually greater than maximum current of VTM module)
- Maximum voltage rating (usually greater than the maximum possible input voltage)
- Ambient temperature
- Nominal melting I²t

16.0 REVERSE OPERATION


The V048x160y015A is capable of reverse operation. If a voltage is present at the output which satisfies the condition $V_{OUT} > V_{IN} \bullet K$ at the time the VC voltage is applied, or after the unit has started, then energy will be transferred from secondary to primary. The input to output ratio will be maintained. The V048x160y015A will continue to operate in reverse as long as the input and output are within the specified limits. The V048x160y015A has not been qualified for continuous operation (>10 ms) in the reverse direction.



17.1 J-LEAD PACKAGE MECHANICAL DRAWING




17.2 J-LEAD PACKAGE RECOMMENDED LAND PATTERN






17.3 THROUGH-HOLE PACKAGE MECHANICAL DRAWING





17.4 THROUGH-HOLE PACKAGE RECOMMENDED LAND PATTERN





17.5 RECOMMENDED HEAT SINK PUSH PIN LOCATION





Signal Name	Pin Designation
+In	A1-E1, A2-E2
-In	L1-T1, L2-T2
TM	H1, H2
VC	J1, J2
PC	K1, K2
+Out	A3-D3, A4-D4, J3-M3, J4-M4
–Out	E3-H3, E4-H4, N3-T3, N4-T4

Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.

Vicor's Standard Terms and Conditions

All sales are subject to Vicor's Standard Terms and Conditions of Sale, which are available on Vicor's webpage or upon request.

Product Warranty

In Vicor's standard terms and conditions of sale, Vicor warrants that its products are free from non-conformity to its Standard Specifications (the "Express Limited Warranty"). This warranty is extended only to the original Buyer for the period expiring two (2) years after the date of shipment and is not transferable.

UNLESS OTHERWISE EXPRESSLY STATED IN A WRITTEN SALES AGREEMENT SIGNED BY A DULY AUTHORIZED VICOR SIGNATORY, VICOR DISCLAIMS ALL REPRESENTATIONS, LIABILITIES, AND WARRANTIES OF ANY KIND (WHETHER ARISING BY IMPLICATION OR BY OPERATION OF LAW) WITH RESPECT TO THE PRODUCTS, INCLUDING, WITHOUT LIMITATION, ANY WARRANTIES OR REPRESENTATIONS AS TO MERCHANTABILITY, FITNESS FOR PARTICULAR PURPOSE, INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT, OR ANY OTHER MATTER.

This warranty does not extend to products subjected to misuse, accident, or improper application, maintenance, or storage. Vicor shall not be liable for collateral or consequential damage. Vicor disclaims any and all liability arising out of the application or use of any product or circuit and assumes no liability for applications assistance or buyer product design. Buyers are responsible for their products and applications using Vicor products and components. Prior to using or distributing any products that include Vicor components, buyers should provide adequate design, testing and operating safeguards.

Vicor will repair or replace defective products in accordance with its own best judgment. For service under this warranty, the buyer must contact Vicor to obtain a Return Material Authorization (RMA) number and shipping instructions. Products returned without prior authorization will be returned to the buyer. The buyer will pay all charges incurred in returning the product to the factory. Vicor will pay all reshipment charges if the product was defective within the terms of this warranty.

Life Support Policy

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

Intellectual Property Notice

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers: 5,945,130; 6,403,009; 6,710,257; 6,911,848; 6,930,893; 6,934,166; 6,940,013; 6,969,909; 7,038,917; 7,145,186; 7,166,898; 7,187,263; 7,202,646; 7,361,844; D496,906; D505,114; D506,438; D509,472; and for use under 6,975,098 and 6,984,965.

Vicor Corporation 25 Frontage Road Andover, MA, USA 01810 Tel: 800-735-6200 Fax: 978-475-6715

email

Customer Service: <u>custserv@vicorpower.com</u> Technical Support: <u>apps@vicorpower.com</u>

