











SLOS489D - DECEMBER 2005-REVISED MAY 2018

TS321

TS321 Low-Power Single Operational Amplifier

Features

- Wide Power-Supply Range
 - Single Supply from 3 V to 30 V
 - Dual Supply from ±1.5 V to ±15 V
- Large Output Voltage Swing from 0 V to 3.5 V (Minimum) ($V_{CC} = 5 \text{ V}$)
- Low Supply Current at 500 µA (Typical)
- Low Input Bias Current at 20 nA (Typical)
- Stable With High Capacitive Loads

Applications

- Desktop PCs
- HVAC: Heating, Ventilating, and Air Conditioning
- Portable Media Players
- Refrigerators
- Washing Machines: High-End and Low-End


3 Description

The TS321 is a bipolar operational amplifier for costsensitive applications in which space savings are important.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TS321	SOIC (8)	4.90 mm × 3.90 mm
15321	SOT-23 (5)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.









Table of Contents

1	Features	1	7.2 Functional Block Diagram	
2	Applications	1	7.3 Feature Description	8
3	Description		7.4 Device Functional Modes	9
4	Revision History	_	Application and Implementation	10
5	Pin Configuration and Functions		8.1 Application Information	10
6	Specifications		8.2 Typical Application	10
U	6.1 Absolute Maximum Ratings	ο ο	Power Supply Recommendations	12
	6.2 ESD Ratings	40	Layout	12
	6.3 Recommended Operating Conditions		10.1 Layout Guidelines	12
	6.4 Thermal Information: TS321		10.2 Layout Example	12
	6.5 Electrical Characteristics	4.4	Device and Documentation Support	14
	6.6 Typical Characteristics		11.1 Documentation Support	14
7	Detailed Description		11.2 Trademarks	14
•	7.1 Overview		11.3 Electrostatic Discharge Caution	14
		-	11.4 Glossary	14


4	Revision History	
Cł	hanges from Revision C (April 2015) to Revision D	Page
<u>.</u>	Corrected SOIC package pinout quantity from "SOIC (14)" to "SOIC (8)" in <i>Device Information</i> table	1
CI	hanges from Revision B (December 2013) to Revision C	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1



5 Pin Configuration and Functions



NC - no internal connection



Pin Functions

				diotions		
	PIN		1/0	DECODIDATION		
NAME	NAME SOIC SOT-23		I/O	DESCRIPTION		
IN-	2	4	I	Negative input		
IN+	3	3	I	Positive input		
	1					
NC	5	_	_	Do not connect		
	8	8				
OUT	6	1	0	Output		
V _{CC} -	4	2	_	Negative supply		
V _{CC+}	7	5	_	Positive supply		

Copyright © 2005–2018, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Cumply voltage V	Single supply		32	V
Supply voltage, V _{CC}	Dual supplies		±16	V
Differential input voltage (2), V _{ID}			±32	٧
Input voltage range (3), V _I		-0.3	32	٧
Input current, I _{IK}			50	mA
Duration of output short circuit to ground, t _{short}			Unlimited	
Operating virtual junction temperature, T _J			150	ô
Storage temperature, T _{stg}	<u>-</u>	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
Ī			Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500	
	$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V Complementary		Single supply	3	30	V
V _{CC}	Supply voltage	Dual supply	±1.5	±15	V
T _A	Operating free-air temperature		-40	125	°C

6.4 Thermal Information: TS321

	1	TS321	
THERMAL METRIC ⁽¹⁾ (2)(3)	D (SOIC)	DBV (SOT-23)	UNIT
	5 PINS	5 PINS	
R _{0,JA} Junction-to-ambient thermal resistance	97	206	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

⁽²⁾ Differential voltages are at IN+ with respect to IN-.

⁽³⁾ Input voltages are at IN with respect to V_{CC}-.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ Maximum power dissipation is a function of TJ(max), qJA, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is PD = [TJ(max) - TA] / qJA. Selecting the maximum of 150°C can effect reliability.



6.5 Electrical Characteristics

 $V_{CC+} = 5 \text{ V}, V_{CC-} = \text{GND}, V_O = 1.4 \text{ V} \text{ (unless otherwise noted)}$

	PARAMETER	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
V _{IO} Input offset voltage		R _S = 0, 5 V < V _{CC+} < 30 V		0.5	4	mV	
V _{IO}	input onset voitage	$0 < V_{IC} < (V_{CC+} - 1.5 V)$			5	IIIV	
I _{IO}	Input offset current	T _A = 25°C			2	30	nA
טוי	input onset current	T _A = Full range				50	ША
I _{IB}	Input bias current ⁽¹⁾	$T_A = 25^{\circ}C$			20	150	nA
.10	pat sias sairent	T _A = Full range				200	
A_{VD}	Large-signal differential	$V_{CC} = 15 \text{ V}, R_L = 2 \text{ k}\Omega$	$T_A = 25^{\circ}C$	50	100		V/mV
V D	voltage amplification	V _O = 1.4 V to 11.4 V	T _A = Full range	25			
V_{ICR}	Common-mode input voltage (2)	V _{CC} = 30 V	T _A = 25°C	0		V _{CC+} – 1.5	V
	voitage (=)		T _A = Full range	0		V _{CC+} – 2	
		$V_{CC} = 30 \text{ V}$	$T_A = 25^{\circ}C$	26	27		
		$R_L = 2 k\Omega$	T _A = Full range	25.5			
V_{OH}	High-level output voltage	$V_{CC} = 30 \text{ V}$	$T_A = 25^{\circ}C$	27	28		V
011		$R_L = 10 \text{ k}\Omega$	T _A = Full range	26.5			
		$V_{CC} = 5 V$	$T_A = 25^{\circ}C$	3.5			
		$R_L = 2 k\Omega$	T _A = Full range	3			
V_{OL}	Low-level output voltage	$R_L = 10 \text{ k}\Omega$	$T_A = 25^{\circ}C$		5	15	mV
OL		_	T _A = Full range		20		
GBP	Gain bandwidth product	$V_{CC} = 30 \text{ V}, V_{I} = 10 \text{ mV}, R_{L} = 100 \text{ kHz}, C_{L} = 100 \text{ pF} = 100 \text{ pF}$	- 2 kΩ		0.8		MHz
SR	Slew rate	$V_{CC} = 15 \text{ V}, V_{I} = 0.5 \text{ V to 3 V}$ $C_{L} = 100 \text{ pF}, \text{ unity gain,}$ $T_{A} = 25^{\circ}\text{C}$, $R_L = 2 k\Omega$,		0.4		V/μs
φ _m	Phase margin	T _A = 25°C			60		٥
CMRR	Common-mode rejection ratio	$R_S \le 10 \text{ k}\Omega$ $T_A = 25^{\circ}\text{C}$		65	85		dB
I _{SOURCE}	Output source current	$V_{CC} = 15 \text{ V}, V_{O} = 2 \text{ V}, V_{ID} = 7 \text{ T}_{A} = 25^{\circ}\text{C}$	1 V	20	40		mA
	Output sink surrent	$V_{CC} = 15 \text{ V}, V_{ID} = 1 \text{ V}$ $V_{O} = 2 \text{ V}$ $T_{A} = 25^{\circ}\text{C}$		10	20		mA
I _{SINK}	Output sink current	$V_{CC} = 15 \text{ V}, V_{ID} = 1 \text{ V}$ $V_{O} = 0.2 \text{ V}$ $T_{A} = 25^{\circ}\text{C}$		12	50		μΑ
Io	Short-circuit to GND	V _{CC} = 15 V, T _A = 25°C			40	60	mA
SVR	Supply-voltage rejection ratio	$V_{CC} = 5 \text{ V to } 30 \text{ V}, T_A = 25^{\circ}\text{C}$;	65	110		dB
		V _{CC} = 5 V T _A = 25°C, no load			500	800	
la a	Total supply current	$V_{CC} = 30 \text{ V}$ $T_A = 25^{\circ}\text{C}$, no load			600	900	^
I _{CC}	rotal supply culterit	V _{CC} = 5 V T _A = full range, no load			600	900	μА
,		$V_{CC} = 30 \text{ V}$ $T_A = \text{full range, no load}$			1000		
THD	Total harmonic distortion	$V_{CC} = 30 \text{ V}, V_{O} = 2 \text{ V}_{pp}, A_{V} = R_{L} = 2 \text{ k}, f = 1 \text{ kHz}, C_{L} = 100$	20 dB pF, T _A = 25°C		0.015%		

⁽¹⁾ The direction of the input current is out of the device. This current essentially is constant, independent of the state of the output, so no loading change exists on the input lines.

⁽²⁾ The input common-mode voltage of either input signal should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is V_{CC+} – 1.5 V, but either or both inputs can go to 32 V without damage.




Electrical Characteristics (continued)

 V_{CC+} = 5 V, V_{CC-} = GND, V_{O} = 1.4 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
e _N	Equivalent input noise voltage	V_{CC} = 30 V, f = 1 kHz, R_S = 100 Ω T_A = 25°C		50		



6.6 Typical Characteristics



(1) Short circuits from outputs to VCC can cause excessive heating and eventual destruction.




7 Detailed Description

7.1 Overview

The TS321 is a single-channel operational amplifier. The device can handle a single supply between 3 V and 30 V or a dual-supply between ±1.5 V and ±15 V. Available in the small SOT-23 package, the TS321 is great for saving space in any application.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Operating Voltage

The TS321 can be powered from a single supply between 3 V and 30 V or a dual-supply between ± 1.5 V and ± 15 V.

7.3.2 Gain Bandwidth Product

Gain bandwidth product is found by multiplying a measured bandwidth of the amplifier by the gain at which that bandwidth was measured. The TS321 has a gain bandwidth of 0.8 MHz.

7.3.3 Slew Rate

The slew rate is the rate at which an operational amplifier can change the output when there is a change on the input. The TS321 has a $0.4\text{-V}/\mu s$ slew rate.

Submit Documentation Feedback

Copyright © 2005–2018, Texas Instruments Incorporated



Feature Description (continued)

7.3.4 Input Common-Mode Range

The valid common-mode range is from device ground pin to VCC - 1.5 V (VCC - 2 V across temperature). Inputs may exceed VCC up to the maximum VCC without device damage. At least one input must be in the valid input common-mode range for output to be correct phase. If both inputs exceed valid range then output phase is undefined. If either input is less than -0.3 V then input current must be limited to 1 mA and output phase is undefined.

7.3.5 Stability With High Capacitive Loads

Operational amplifiers have reduced phase margin when there is a direct capacitance on the output. The stability is affected most when the amplifier is set to unity gain. Small signal response to a step input of 100 mV reveals the loop stability with a range of capacitors. See SLVA381 to correlate response waveform to phase margin. The responses at 1 nF or less indicate acceptable phase margin. The responses at 1 uF and above indicate good phase margin.




Figure 7. Small-Signal Response

7.4 Device Functional Modes

The TS321 is powered on when the supply is connected. This device can operate as a single-supply operational amplifier or dual-supply amplifier depending on the application.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TS321 operational amplifier is useful in a wide range of signal conditioning applications. Inputs can be powered before VCC for flexibility in multiple supply circuits.

8.2 Typical Application

A typical application for an operational amplifier in an inverting amplifier. This amplifier takes a positive voltage on the input, and makes the voltage a negative voltage of the same magnitude. In the same manner, the amplifier makes negative voltages positive.




Figure 8. Typical Application Schematic

8.2.1 Design Requirements

The supply voltage must be selected such that the supply voltage is larger than the input voltage range and output range. For instance, this application scales a signal of ± 0.5 V to ± 1.8 V. Setting the supply at ± 12 V is sufficient to accommodate this application.

8.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier:

$$A_{V} = \frac{\text{VOUT}}{\text{VIN}} \tag{1}$$

$$A_{V} = \frac{1.8}{-0.5} = -3.6 \tag{2}$$

Once the desired gain is determined, select a value for RI or RF. Selecting a value in the kilohm range is desirable because the amplifier circuit uses currents in the milliamp range. This ensures the part does not draw too much current. This example selects 10 k Ω for RI which means 36 k Ω is be used for RF. This is determined by Equation 3.

$$A_{V} = -\frac{RF}{RI} \tag{3}$$

Product Folder Links: TS321



Typical Application (continued)

8.2.3 Application Curve




Figure 9. Input and Output Voltages of the Inverting Amplifier

9 Power Supply Recommendations

The TS321 is specified to operate between 3 V and 30 V or a dual supply between ±1.5 V and ±15 V.

CAUTION

Supply voltages larger than 32 V for a single supply, or outside the range of ± 16 V for a dual supply can permanently damage the device (see the *Absolute Maximum Ratings*).

Place 0.1-μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout* section.

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the
 operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance
 power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-μF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
 and analog grounds, paying attention to the flow of the ground current. For more detailed information, see
 SLOA089.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
 it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as
 opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in *Layout Example*.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

10.2 Layout Example




Figure 10. Operational Amplifier Schematic for Noninverting Configuration

Product Folder Links: TS321



Layout Example (continued)




Figure 11. Operational Amplifier Board Layout for Noninverting Configuration



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For more information, see the following:

- Simplifying Stability Checks
- Circuit Board Layout Techniques

11.2 Trademarks

All trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

www.ti.com 8-Sep-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TS321ID	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SR321I	
TS321IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(9C1G, 9C1S)	Samples
TS321IDBVRE4	LIFEBUY	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	9C1G	
TS321IDBVRG4	LIFEBUY	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	9C1G	
TS321IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(9C1G, 9C1S)	Samples
TS321IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SR321I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

www.ti.com 8-Sep-2023

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TS321:

Automotive: TS321-Q1


NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS321IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TS321IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TS321IDBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TS321IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TS321IDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TS321IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS321IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TS321IDBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
TS321IDBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
TS321IDBVT	SOT-23	DBV	5	250	202.0	201.0	28.0
TS321IDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TS321IDR	SOIC	D	8	2500	340.5	336.1	25.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TS321ID	D	SOIC	8	75	507	8	3940	4.32



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated