General Description

The MAX31953/MAX31963 translates eight current-sinking, 12V, 24V, or 48V industrial inputs to a galvanically isolated, SPI-compatible, serial output that interfaces with 3V to 5.5V logic. The galvanic isolation is certified to 500VRMS for 60 seconds, with creepage and clearance distances of 1.4 mm. The input side (field-side) of the device includes a 5V logic serial input for daisy-chaining data from other devices (such as the MAX31911/MAX31913) through the devices' isolated serial port, eliminating the need for additional isolators. The field-side of the devices requires a single 4.5V to 5.5V supply. This power is supplied either directly or through the integrated voltage regulator. The MAX31953 includes a linear voltage regulator, while the MAX31963 includes an efficient buck regulator that requires an external inductor. Both regulators accept input voltages from 7V to 36V. The logic-side of the devices operate from a single 3V to 5.5V supply, which also sets the SPI logic level.

Applications

- Programmable Logic Controllers
- Industrial Automation
- **Process Automation**
- **Building Automation**

Standard Compliance (Pending)

● UL1577

[Ordering Information](#page-19-0) appears at end of data sheet.

Benefits and Features

- Reduced Power and Heat Dissipation
	- Accurate Input-Current Limiters
	- Energyless Field-Side LED Drivers
	- Integrated Buck Regulator (MAX31963)
- Configurability Enables Wide Range of Standard and Custom Applications
	- Eight High-Voltage Input Channels (36V Max)
	- Configurable IEC 61131-2 Type 1, 2, 3 Inputs
	- Configurable Input Current-Limiting From 0.5mA to 6mA
	- Selectable 0, 25µs, 0.75ms, or 3ms Input Debounce Filtering
	- High-Speed, 2µs Update Rate
- High Integration Reduces BOM Count and Board Space
	- Integrated 500V_{RMS} Galvanic Isolation
	- Integrated 5V LDO (MAX31953)
	- Daisy-Chain Capability Eliminates Isolators
	- 48-Pin TSSOP Package
	- Integrated Overtemperature Monitor and Thermal Shutdown
	- Integrated Field-Supply Voltage Monitors
	- 5-Bit CRC Code Generation and Transmission For Error Detection
	- ±15kV ESD HBM Immunity on IN1–IN8
	- -40°C to +125°C Ambient Operating Temperature
- Operates Directly From Field Supply in 12V and 24V Systems
	- Integrated Voltage Regulator Accepts 7V to 36V
	- Option to Power Directly From a 5V Supply
- SPI Interface Flexibility
	- Compatible with 3.3V or 5V Logic
	- Daisy-Chain Data From the Field-Side

Typical Application Circuit

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 1)

TSSOP

Junction-to-Ambient Thermal Resistance (θJA)18.46°C/W Junction-to-Case Thermal Resistance (θJC)1.82°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **www.maximintegrated.com/thermal-tutorial**.

DC Electrical Characteristics

V_{VDDL} - V_{GNDL} = +3.0V to +5.5V, V_{VDD5F} - V_{GNDF} = +4.5V to +5.5V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. C_L = 15pF. Typical values are at V_{VDDL} - V_{GNDL} = +3.3V, V_{VDDSF} - V_{GNDF} = +5V, VDD24F connected to VDD5F, V_{GNDL} - V_{GNDF} = 0V, and T_A = +25°C. (Note 2)

DC Electrical Characteristics (continued)

V_{VDDL} - V_{GNDL} = +3.0V to +5.5V, V_{VDD5F} - V_{GNDF} = +4.5V to +5.5V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. C_L = 15pF. Typical values are at V_{VDDL} - V_{GNDL} = +3.3V, V_{VDD5F} - V_{GNDF} = +5V, VDD24F connected to VDD5F, V_{GNDL} - V_{GNDF} = 0V, and T_A = +25°C. (Note 2)

DC Electrical Characteristics (continued)

V_{VDDL} - V_{GNDL} = +3.0V to +5.5V, V_{VDD5F} - V_{GNDF} = +4.5V to +5.5V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. C_L = 15pF. Typical values are at V_{VDDL} - V_{GNDL} = +3.3V, V_{VDD5F} - V_{GNDF} = +5V, VDD24F connected to VDD5F, V_{GNDL} - V_{GNDF} = 0V, and T_A = +25°C. (Note 2)

AC Electrical Characteristics

V_{VDDL} - V_{GNDL} = +3.0V to +5.5V, V_{VDD5F} - V_{GNDF} = +4.5V to +5.5V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. CL = 15pF. Typical values are at V_{VDDL} - V_{GNDL} = +3.3V, V_{VDDSF} - V_{GNDF} = +5V, VDD24F connected to VDD5F, V_{GNDL} - V_{GNDF} = 0V, and T_A = +25°C. (Note 2)

Note 2: All units are production tested at 25°C. Specifications over temperature are guaranteed by design and characterization. Typical values are not guaranteed. All voltages on the logic side are referenced to GNDL. All voltages on the field-side are referenced to GNDF.

Note 3: If a 24V supply is not available, the device can be powered through VDD5F. In this mode of operation, VDD24F must be connected to VDD5F. The field-supply UV1 and UV2 alarms will be activated (set to 1), indicating the absence of the 24V supply in this mode of operation. All other specifications remain identical.

- **Note 4:** External resistor RIREF is selected to set any desired current limit between 0.5mA and 6mA.
- **Note 5:** The isolation voltage is guaranteed for t = 60s, and tested at 120% of the guaranteed value for 1s.
- **Note 6:** Common mode voltage (V_{CM}) = 250V. Guaranteed by design and characterization, not production tested.
- **Note 7:** Channel-to-channel difference in the time between assertion of CS and the input state being latched.

Note 8: Design guaranteed by bench characterization. Limits are not production tested.

Insulation Characteristics

ESD Protection

Typical Operating Characteristics

 $(T_A = +25^{\circ}C, RIREF = 15k\Omega,$ unless otherwise noted.)

Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, RIREF = 15k\Omega,$ unless otherwise noted.)

Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, RIREF = 15k\Omega,$ unless otherwise noted.)

Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, RIREF = 15k\Omega,$ unless otherwise noted.)

CLK-TO-DOUT PROPAGATION DLEAY

Pin Configurations

Pin Description

Pin Description (continued)

Functional (or Block) Diagram

Detailed Description

The MAX31953/MAX31963 senses the state (on, high or off, low) of eight digital inputs. The input data is serialized and sent across the isolation barrier to an SPI interface. For compliance with IEC 61131-2 Type 1 and Type 3 digital inputs, a 15k current-setting resistor is connected from IREF to GNDF and a resistor (RINx) placed between each field input and the corresponding INx pin. Under these conditions, the current into INx rises linearly with an input voltage up to approximately 2.4mA and then remains constant. This constant-current mode significantly reduces power dissipation while maintaining compliance with the IEC61131-2 standard for digital inputs. The nominal thresholds plus the additional voltage drop across a 2.2k series resistor provides system thresholds that are compatible with both Type 1 and Type 3 inputs.

Input current and system threshold voltage can be changed by changing the value of resistor RIREF and the value of the series input resistor (RINx). The input current limit is set by the value of RIREF and is adjustable over a range of 0.5mA to 6mA. I_{IN} = 36/RIREF, where I_{IN} is the nominal input current in mA and RIREF is the resistor value in kΩ. RIREF sets the current limit for all eight inputs. The nominal threshold voltage at INx is not affected by changes in the input current. However, system threshold voltages will be affected due to the voltage drop across the series input resistor RINx. The following equation provides the transition threshold at the field input (RINx input).

$$
V_{\text{INF}} = V_{\text{THP}} + \text{RINx} \times 31.2/\text{RIREF}
$$

where,

 V_{INF} is the field input threshold voltage,

 V_{THP} is the devices' threshold (V_{THP+} for rising inputs and V_{THP-} for falling inputs, as shown in the *[Electrical](#page-2-0) [Characteristics](#page-2-0)* table), RINx is the kΩ value of the resistor between the field input and the INx pin of the devices, and RIREF is the resistor from IREF to GNDF.

Energyless LED Drivers

When INx is determined to be on, its input current is diverted to the LEDx pin and flows from that pin to GNDF. Placing an LED between LEDx and GNDF provides an indication of the input state without increasing overall power dissipation. If the indicator LEDs are not used, connect LEDx to GNDF.

Fault Detection and Monitoring

The devices continually monitors die temperature and VDD24F. There are two alarm levels for VDD24F. The

upper-voltage alarm clears the SPI flag UV2 to 0 when VDD24F drops below V_{ALRMONUV2}. This indicates a problem with the 24V supply. It is not an indication that the devices is close to its functional limit. UV2 does not assert the FAULT pin. When VDD24F rises above VALRMOFFUV2, the UV2 flag is set again to 1. The lower VDD24F alarm (UV1) trips when VDD24F falls below VALRMONUV1 and indicates that VDD24F is approaching the dropout voltage of the VDD5F regulator. The alarm clears the SPI flag UV1 to 0 and asserts the FAULT pin. The SPI flag is set again to 1 and the FAULT pin de-asserted when VDD24F rises above VALRMOFFUV1.

The overtemperature alarm trips when the nominal die temperature rises above TALRM. This sets the SPI flag OT to 1 and asserts the FAULT pin. The OT flag is cleared to 0 and the FAULT pin de-asserts when the die temperature drops below the alarm threshold and a hysteresis margin of $T_{AI,RM,HYS}$. If the temperature continues to rise, thermal shutdown will occur above a die temperature of T_{SHDN} . At this point, the device shuts down and all internal functions of the device are disabled, including the serializer and the LDO or the buck regulator.

When powering the devices directly from a 5V supply, connect VDD24F directly to VDD5F. This is an automatic undervoltage condition for VDD24F, so both UV flags will be active and the FAULT pin asserts. The OT flag is still valid, but the FAULT output is no longer meaningful. See [Figure 1](#page-14-0) for a typical circuit powered using VDD5F on the field side.

Consult the [Electrical Characteristics](#page-2-0) table for detailed information on alarm thresholds.

Figure 1. Powering Using VDD5F

CRC generation

The CRC code can be used to check data integrity during transfer from the device to an external microcontroller. In applications where the integrity of data transferred is not of concern, the CRC bits can be ignored. The CRC uses the following polynomial:

$$
P(x) = x^5 + x^4 + x^2 + x^0
$$

Glitch Filter

A digital glitch filter provides debouncing and filtering of noisy sensor signals. There are two galvanically isolated control inputs (DB0L and DB1L) that control the timeconstant of a debounce filter. The time-constant of this filter is programmable from 0 to 3ms. The same timeconstant is applied to all eight inputs. See [Table 1](#page-15-0) for debounce settings.

To provide the digital glitch filter, the device checks to see if an input is stable for at least three clock cycles. The duration of a clock cycle is 1/3 of the selected debounce time. If the input is not stable for at least three clock

Table 1. Debounce Settings Table 2. MODESEL Settings

See [Electrical Characteristics](#page-2-0) table for timing tolerance.

cycles, the input change is not sent to the internal shift register.

SPI Interface

The state of each input is read from an SPI interface that is galvanically isolated from the field inputs. Asserting CS latches the state of all inputs and enables the SPI interface. CLK clocks data out in either the 8-bit or 16-bit format, depending on the state of the MODESEL input. If MODESEL is high, only the states of the eight inputs are clocked-out as an 8-bit word. If MODESEL is low, then a 16-bit word is clocked out. The first 8 bits indicate the state of each input, while the last 8 bits contain three diagnostic flags (two undervoltage levels and overtemperature) plus a 5-bit CRC code to verify data integrity.

SPI Waveforms

The serial output of the device adheres to the SPI protocol, running with CPHA = 0 and CPOL = 0 . Input states on IN1–IN8 are latched in on the falling-edge of \overline{CS} . The transfer of data out of the slave output (DOUT) starts

Figure 2. Debounce filter Example

Figure 3. SPI Communication Example

Figure 4. SPI Timing Diagram 1

Figure 5. SPI Timing Diagram 2

Figure 6. SPI Timing Diagram 3

Figure 7. SPI Timing Diagram 4

Figure 8. Daisy Chaining

immediately when \overline{CS} is asserted (i.e., MSB is output onto DOUT independent of CLK). The remaining data bits are shifted out on the falling-edge of CLK. The data bits are shifted out through the output DOUT MSB first. When CS is high, DOUT is high. The resultant timing is shown in [Figure 3](#page-16-0). Note that all bits after IN1 are invalid if the 8-bit operation mode is selected using the MODESEL input. [Figure](#page-16-1) 4 through [Figure](#page-16-2) 7 illustrate the SPI timing specifications.

Daisy Chaining

For systems with more than eight sensor inputs, multiple devices can be daisy-chained to allow access to all data inputs through a single serial port. When using a daisychain configuration, connect DOUT of one of the devices to the SIN/DINF input of another upstream device. \overline{CS} and CLK of all devices in the chain should be connected together in parallel (see [Figure 4](#page-16-1)). In a daisy-chain configuration, external components used to enhance EMC robustness do not need to be duplicated for each device of a circuit board. [Figure 5](#page-16-3) illustrates a 24-input application.

Applications Information

EMC Standard Compliance

The external components shown in [Figure 9](#page-17-0) allow the device to operate in harsh industrial environments.

Components were chosen to assist in suppression of voltage burst and surge transients, allowing the system to meet or exceed international EMC requirements. [Table 3](#page-18-0) lists an example device for each component in [Figure](#page-17-0) 9. The system shown in [Figure](#page-17-0) 9, using the components shown in [Table 3](#page-18-0), is designed to be robust against IEC Fast Transient Burst, surge, RFI specifications, and ESD specifications (IEC 61000-4-4, -5, -6, and -2).

The recommendations in [Figure 8](#page-17-0) also apply to the MAX31963.

Power Supply Decoupling

To reduce ripple and the chance of introducing data errors, bypass VDDL, VDD24F, and VDD5F with 0.1µF ceramic capacitors to GNDL and GNDF, respectively. Place the bypass capacitors as close as possible to the power supply input pins.

Figure 9. Typical EMC Protection Circuitry for the MAX319153

Table 3. Recommended Components

Ordering Information

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Revision History

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) *shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*