

### Z87010/Z87L10

# Audio Encoder/Decoders

**Customer Procurement Specification** 

DS96WRL0601

# Z87010/Z87L10 Audio Encoder/Decoders



This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact:

#### **ZiLOG Worldwide Headquarters**

910 E. Hamilton Avenue Campbell, CA 95008 Telephone: 408.558.8500

Fax: 408.558.8300 www.ZiLOG.com

ZiLOG is a registered trademark of ZiLOG Inc. in the United States and in other countries. All other products and/or service names mentioned herein may be trademarks of the companies with which they are associated.

#### **Document Disclaimer**

©2001 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Devices sold by ZiLOG, Inc. are covered by warranty and limitation of liability provisions appearing in the ZiLOG, Inc. Terms and Conditions of Sale. ZiLOG, Inc. makes no warranty of merchantability or fitness for any purpose. Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.



# Z87010/Z87L10

## AUDIO ENCODER/DECODERS

#### **FEATURES**

Device	ROM (Kbyte)	I/O Lines	Package Information
Z87010	4	16	44-Pin PLCC 44-Pin QFP
Z87L10	4	16	44-Pin QFP

#### Hardware

- 16-Bit DSP Processor
- 3.0V to 3.6V; -20° to +70°C, Z87L10
   4.5V to 5.5V, -20° to +70°C, Z87010
- Static Architecture
- 512 Word On-Chip RAM
- Modified Harvard Architecture
- Direct Interface to Z87000 Frequency Hopping Spreader/Despreader

- Direct Interface to 8-Bit μ-law Telephone CODEC
- I/O Bus (16-Bit Tristable Data, 3-Bit Address)
- Wait State Generator
- Two External Interrupts
- Four Separate I/O Pins (2 Input, 2 Output)

#### Software

- Full Duplex 32 Kbps ADPCM Encoding/Decoding
- Single Tone and DTMF Signal Generation
- Sidetone, Volume Control, Mute Functions
- Large Phone Number Memory (21 numbers of 23 digits each)
- Master-Slave Protocol Interface to Z87000 Spreader/-Despreader

#### GENERAL DESCRIPTION

The Z87010/Z87L10 is a second generation CMOS Digital Signal Processor (DSP) that has been ROM-coded by Zilog to provide full-duplex 32 Kbps, Adaptive Delta Pulse Code Modulation (ADPCM) speech coding/decoding (CODEC), and interface to the Z87000/Z87L00 Spread Spectrum Cordless Telephone Controller. Together the Z87000/Z87L00 and Z87010/Z87L10 devices support the implementation of a 900 MHz frequency-hopping spread spectrum cordless telephone in conformance with United States FCC regulations for unlicensed operation.

The Z87010 and Z87L10 are distinct 5V and 3.3V versions of the ADPCM Audio Encoder/Decoder. For the sake of brevity, all subsequent references to the Z87010 in this document also are applicable to the Z87L10, unless specifically noted.

The Z87010's single cycle instruction execution and Harvard bus structure promote efficient algorithm execution. The processor contains a 4K word program ROM and 512 word data RAM. Six dual operand fetching. Three vectored interrupts are complemented by a six level stack. The CODEC interface enables high-speed transfer rate to accommodate digital audio and voice data. A dedicated Counter/Timer provides the necessary timing signals for the CODEC interface. An additional 13-bit timer is dedicated for general-purpose use.

The Z87010's circuitry is optimized to accommodate intricate signal processing algorithms and is used here for speech compression/decompression, generation of DTMF tones and other cordless telephone functions. Dedicated hardware allows direct interface to a variety of CODEC

## **GENERAL DESCRIPTION** (Continued)

ICs. As configured by the Zilog-provided embedded software for digital cordless phones, the Z87010 supports a low-cost 8-bit  $\mu\text{-law}$  telephone CODEC. The Z87010 is to

be used with the Z87000 and operates at 16.384 MHz, providing 16 MIPS of processing power needed for the cordless telephone application.




Figure 1. Z87010 Functional Block Diagram

**Notes:** All signals with a preceding front slash, '/', are active Low, e.g., B//W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V <sub>CC</sub>	V <sub>DD</sub>
Ground	GND	V <sub>SS</sub>

## PIN DESCRIPTION




Figure 2. 44-Pin PLCC Pin Assignments

Table 1. 44-Pin PLCC Pin Identification

No.	Symbol	Function	Direction
1	HALT	Stop execution	Input
2	FS0	CODEC0 frame sync	Input/Output*
3	/INTO	Interrupt	Input
4-5	UO0-UO1	User output	Output
6	FS1	CODEC1 frame sync	Input/Output*
,11,16,20,27	V <sub>SS</sub>	Ground	mpavOdtput
8-10	EXT0-EXT2	External data bus	Innut/Outer 4
12	RXD	Serial input from CODECs	Input/Output
13-15	EXT12-EXT14	External data bus	Input Input/Output
17	EXT15	External data bus	Input/Output
18-19	EXT3-EXT4	External data bus	Input/Output
21-23	EXT5-EXT7	External data bus	Input/Output
24	TXD	Serial output to CODECs	Output
25-26	EXT8-EXT9	External data bus	Input/Output
28-29	EXT10-EXT11	External data bus	Input/Output
30	/INT2	Interrupt	Input
31	/INT1	Interrupt	Input
32	UI1	User input	Input
33	UI0	User input	Input
34	SCLK	CODEC serial clock	Input/Output*
35,42	V <sub>DD</sub>	Power supply	Input
36	RD//WR	RD /WR strobe for EXT bus	
37	WAIT	WAIT state	Output
38	/RESET	Reset	Input
39-41	EA0-EA2	External address bus	Input
43	/DS	Data strobe for external bus	Output
44	CLK	Clock	Output Input

Note: \*Defined input or output by interface mode selection




Figure 3. 44-Pin QFP Pin Assignments

Table 2. 44-Pin QFP Pin Identification

No.	Symbol	Function	Direction
1-2	EXT3-EXT4	External data bus	Input/Output
3,10	$V_{SS}$	Ground	
4-6	EXT5-EXT7	External data bus	Input/Output
7	TXD	Serial output to CODECs	Output
8-9	EXT8-EXT9	External data bus	Input/Output
11-12	EXT10-EXT11	External data bus	Input/Output
13	/INT2	Interrupt	Input
14	/INT1	Interrupt	Input
15	Ul1	User input	Input
16	UIO	User input	Input
17	SCLK	CODEC serial clock	Input/Output*
18,25	V <sub>DD</sub>	Power supply	Input
19	ER//W	R/W for External Bus	Output
20	/RDYE	Data Ready	Input
21	/RES	Reset	Input
22-24	EA0-EA2	External Address Bus	Output
26	/EI	Data Strobe for External Bus	Output
27	CK	Clock	Input
28	HALT	Stop Execution	Input
29	FS0	CODEC0 Frame Sync	Input/Output*
30	/INTO	Interrupt	Input
31-32	U00-U01	User Output	-
33	FS1	CODEC1 Frame Sync	Input/Output*
34	V <sub>SS</sub>	Ground	Input
35-37	EXT0-EXT2	External data bus	Input/Output
38	V <sub>SS</sub>	Ground	Input
39	RXD	Serial Input to CODEC	Input
40-42	EXT12-EXT14	External Data Bus	Input/Output
43	V <sub>SS</sub>	Ground	Input
44	EXT15	External Data Bus	<u> </u>
		Entornal Data Dus	Input/Output

Note: \*Input or output is defined by interface mode selection.

## **ABSOLUTE MAXIMUM RATING**

Symbol	Description	Min.	Max.	Units
$V_{DD}$	Supply Voltage	-0.3	+7.0	V
T <sub>STG</sub>	Storage Temp	-65°C	+150°C	С
T <sub>A</sub>	Oper. Ambient Temp	-25°	+70°	С

Note: \*Voltage on all pins with respect to GND.

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended period may affect device reliability.

## STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to ground. Positive current flows into the referenced pin (Figure 4).

Standard test conditions are as follows:

$$3.0V \le V_{DD} \le 3.6V (Z87L10)$$
  
 $4.5V \le V_{DD} \le 5.5V (Z87010)$   
 $V_{SS} = 0V$   
 $T_A = -20^{\circ}$  to  $+70^{\circ}$ C

Figure 4. Test Load Diagram

# DC ELECTRICAL CHARACTERISTICS

## $V_{DD} = 4.5V$ to 5.5V (Z87010)

Cumb al	_	T <sub>A</sub> =-20°C to +70°C			
Symbol	Parameter	Condition	Min	Max	Units
l <sub>DD</sub>	Supply Current	V <sub>DD</sub> =5.5V fclock=16.384 MHz		40	mA
IDC	DC Power Consumption	V <sub>DD</sub> =5.5V		0.2	mA
VIH	Input High Level		2.7		
V <sub>IL</sub>	Input Low Level		2.1		V
1,	Input Leakage			0.8	V
V <sub>OH</sub>	Output High Voltage	1. 1004		10	μА
VOL		l <sub>OH</sub> =-100μA	V <sub>DD</sub> -0.2		٧
	Output Low Voltage	I <sub>OL</sub> =2.0 mA		0.5	V (1)
<sup>I</sup> FL	Output Floating Leakage Current			10	μА
e:					<u> </u>

- 5. The following specifications are pin specific: EA0-2 has  $I_{OL}$  = 5 mA @ 0.5V
- 6.  $I_{OH} = 1 \text{ mA} @ 3.3V$

## $V_{DD} = 3.0V \text{ to } 3.6V \text{ (Z87L10)}$

0	_	T <sub>A</sub> =-20°C to +70°C			
Symbol	Parameter	Condition	Min	Max	Units
I <sub>DD</sub>	Supply Current	V <sub>DD</sub> =3.6V fclock=16.384 MHz		25	mA
IDC	DC Power Consumption	V <sub>DD</sub> =3.6V		0.2	mA
V <sub>IH</sub>	Input High Level		.7V <sub>DD</sub>	V 2	
V <sub>IL</sub>	Input Low Level			V <sub>DD</sub> +.3	V
			Vss3	.1V <sub>DD</sub>	V
<u>'L</u>	Input Leakage			10	μА
V <sub>ОН</sub>	Output High Voltage	I <sub>OH</sub> =-50μA	V <sub>DD</sub> -0.2		
VOL	Output Low Voltage	I <sub>OI</sub> =1.0 mA	100 0.2	0.5	•
IFL	Output Floating	-OE		0.5	V (1)
'rL 	Leakage Current			10	μА
e:					

- 7. The following specifications are pin specific: EA0-2 has  $I_{OL}$  = 5 mA @ 0.5V
- 8.  $I_{OH} = 1 \text{ mA @ } 3.3V$

# AC ELECTRICAL CHARACTERISTICS

O	_	$T_A = -20^{\circ}C t$	o +70°C
Symbol	Parameter	Min (ns)	Max (ns)
TCY	Clock Cycle Time	50	141d X (115)
PWW	Clock Pulse Width	23	<del>-</del>
Tr	Clock Rise Time	23	-
Tf	Clock Fall Time		2
TEAD	EA, ER//W Delay from CK	_	2
TXVD	EXT Data Output Valid from CK	5	28
TXWH		5	33
TXRS	EXT Data Output Hold from CK	3	25
	EXT Data Input Setup Time	10	
TXRH	EXT Data Input Hold from CK	10	25
TIEDR	/EI Delay Time from CK	3	15
TIEDF		0	15
RDYS	Ready Setup Time	8	10
RDYH	Ready Hold Time	5	
TINS	Int. Setup Time to CLK Fall	3	<del></del>
TINL	Int. Low Pulse Width		
THS	Halt Setup Time to CLK Rise	10	
THH		3	
11111	Halt Hold Time to CLK Rise	10	

## **AC TIMING DIAGRAMS**




Figure 5. Write to External Device Timing




Figure 6. Read From External Device Timing

# AC TIMING DIAGRAMS (Continued)




Figure 7. Interrupt/HALT Timing

Table 3. CODEC Interface-AC Timing

nternal SCI	_K	Min	
SDCR	SCLK down from CLK rise		Max
SUCR	SCLK up from CLK rise	_	15
FDCR	FS0, FS1 down from SCLK rise	-	15
FUCR	FS0, FS1 up from SCLK rise		6
TDSR	TXD down from SCLK rise	-	6
TUSR	TXD up from SCLK rise	_	7
RSU	RXD Setup time in respect to SCLK fail	7	7
RH	RXD Hold time in respect to SCLK fall	0	
FDCR	FS0,FS1 down from SCLK rise	-	10
FUCR	FS0, FS1 up from SCLK rise	_	13
TDSR	TXD down from SCLK rise		13
TUSR	TXD up from SCLK rise		12
RSU	RXD setup time in respect to SCLK fall	1	12
RH	RXD Hold Time in respect to SCLK fall	6	




Figure 8. CODEC Interface Timing

### **Pre-Characterization Product:**

The product represented by this CPS is newly introduced and Zilog has not completed the full characterization of the product. The CPS states what Zilog knows about this product at this time, but additional features or non-conformance with some aspects of the CPS may be found,

either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery may be uncertain at times, due to start-up yield issues.

© 1996 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 FAX 408 370-8056 Internet: http://www.zilog.com