

# FDS4935

# **Dual 30V P-Channel PowerTrench® MOSFET**

# **General Description**


This P-Channel MOSFET is a rugged gate version of Fairchild Semiconductor's advanced PowerTrench process. It has been optimized for power management applications requiring a wide range of gave drive voltage ratings (4.5V-25V).


## **Applications**

- · Power management
- Load switch
- · Battery protection

### **Features**

- -7 A, -30 V  $R_{DS(ON)} = 23 \text{ m}\Omega \text{ @ V}_{GS} = -10 \text{ V}$   $R_{DS(ON)} = 35 \text{ m}\Omega \text{ @ V}_{GS} = -4.5 \text{ V}$
- Low gate charge (15nC typical)
- · Fast switching speed
- High performance trench technology for extremely low  $R_{\mbox{\scriptsize DS(ON)}}$
- High power and current handling capability





Absolute Maximum Ratings TA=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V <sub>DSS</sub>	Drain-Source Voltage		-30	V	
V <sub>GSS</sub>	Gate-Source Voltage		±25	V	
$I_D$	Drain Current - Continuous	(Note 1a)	<b>–</b> 7	Α	
	- Pulsed		-30		
P <sub>D</sub>	Power Dissipation for Dual Operation		2		
P <sub>D</sub>	Power Dissipation for Single Operation	(Note 1a)	1.6	W	
		(Note 1b)	1		
		(Note 1c)	0.9		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Tempera	ture Range	-55 to +175	°C	

# **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W


**Package Marking and Ordering Information** 

Device Marking	Device	Reel Size	Tape width	Quantity
FDS4935	FDS4935	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics			l .	I.	ı
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-30			V
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu A$ , Referenced to 25°C		-24		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V},  V_{GS} = 0 \text{ V}$			-1	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage, Forward	$V_{GS} = -25 \text{ V},  V_{DS} = 0 \text{ V}$			-100	nA
I <sub>GSSR</sub>	Gate-Body Leakage, Reverse	$V_{GS} = 25 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
On Char	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \ \mu A$	-1	-1.6	-3	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, Referenced to 25°C		4.4		mV/°C
$R_{DS(on)}$	Static Drain-Source On-Resistance	$\begin{split} V_{GS} &= -10 \text{ V}, & I_D &= -7 \text{ A} \\ V_{GS} &= -4.5 \text{ V}, & I_D &= -5.5 \text{ A} \\ V_{GS} &= -10 \text{ V}, I_D &= -7 \text{ A}, T_J &= 125 ^{\circ}\text{C} \end{split}$		19 28 26	23 35 34	mΩ
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = -10 \text{ V}, \qquad V_{DS} = -5 \text{ V}$	-30			Α
g <sub>FS</sub>	Forward Transconductance	$V_{DS} = -5 \text{ V}, \qquad I_{D} = -7 \text{ A}$		19		S
Dynamic	Characteristics	'	l		ı	
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -15 \text{ V},  V_{GS} = 0 \text{ V},$		1233		pF
Coss	Output Capacitance	f = 1.0 MHz		311		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1		152		pF
Switchin	g Characteristics (Note 2)	1	I	I	I	
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -15 \text{ V}, \qquad I_D = -1 \text{ A},$		13	23	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = -10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		10	20	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	1		48	77	ns
t <sub>f</sub>	Turn-Off Fall Time	1		25	40	ns
$\overline{Q_g}$	Total Gate Charge	$V_{DS} = -15 \text{ V}, \qquad I_{D} = -7 \text{ A},$		15	21	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = -5 \text{ V}$		4.4		nC
Q <sub>ad</sub>	Gate-Drain Charge	1		4.5		nC
3-	ource Diode Characteristics	and Maximum Ratings	I	<u> </u>	I	<u> </u>
l <sub>s</sub>	Maximum Continuous Drain–Source				-2.1	Α
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V},  I_S = -2.1 \text{ A}  \text{(Note 2)}$		-0.75	-1.2	V

#### Notes:

R<sub>BJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>BJC</sub> is guaranteed by design while R<sub>BCA</sub> is determined by the user's board design.



a) 78°C/W when mounted on a 0.5in<sup>2</sup> pad of 2 oz copper



b) 125°C/W when mounted on a 0.02 in² pad of 2 oz copper



c) 135°C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%

# **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

# **Typical Characteristics**







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT™	ImpliedDisconnect™	PACMAN™	SPM™
ActiveArray™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
Bottomless™	FAST®	LittleFET™	Power247™	SuperSOT™-3
CoolFET™	FASTr™	MicroFET™	PowerTrench®	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET™	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™ <sup>'</sup>	MSX™	QT Optoelectronics™	TinyLogic®
$E^2CMOS^{TM}$	HiSeC™	MSXPro™	Quiet Series™	TruTranslation™
EnSigna™	I <sup>2</sup> C <sup>TM</sup>	OCX™	RapidConfigure™	UHC™
Across the board.	Around the world.™	OCXPro™	RapidConnect™	UltraFET <sup>®</sup>
The Power Franch	nise™	OPTOLOGIC®	SILENT SWITCHER®	VCX™
Programmable Ac	tive Droop™	OPTOPLANAR™	SMART START™	

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Search:

Go

DATASHEETS, SAMPLES, BUY TECHNICAL INFORMATION APPLICATIONS DESIGN CENTER SUPPORT COMPANY INVESTORS MY F.

Home >> Find products >>

# FDS4935

Dual 30V P-Channel PowerTrench MOSFET

#### **Contents**

- General description
- Features
- Applications
- Product status/pricing/packaging
- Order Samples
- Models
- Qualification Support

#### **General description**

This P-Channel MOSFET is a rugged gate version of Fairchild Semiconductor's advanced PowerTrench process. It has been optimized for power management applications requiring a wide range of gave drive voltage ratings (4.5V – 25V).

#### back to top

#### **Features**

- -7 A, -30 V
  - $\circ$  R<sub>DS(ON)</sub> = 23 m $\Omega$  @ V<sub>GS</sub> = -10 V
  - $\circ$  R<sub>DS(ON)</sub> = 35 m $\Omega$  @ V<sub>GS</sub> = -4.5 V
- Low gate charge (15nC typical)
- Fast switching speed
- High performance trench technology for extremely low R<sub>DS(ON)</sub>
- High power and current handling capability

#### back to top

#### **Applications**

- Power management
- Load switch
- Battery protection

BUY

Datasheet Download this datasheet



e-mail this datasheet



This page Print version

#### **Related Links**

Request samples

How to order products

**Product Change Notices** (PCNs)

Support

Sales support

Quality and reliability

Design center

### back to top

## Product status/pricing/packaging

BUY

Product	Product status	Pb-free Status	Pricing*	Package type	Leads	Packing method	Package Marking Convention**
FDS4935	Full Production	Full Production	\$0.86	<u>SO-8</u>	8	TAPE REEL	Line 1: <b>\$Y</b> (Fairchild logo) & <b>Z</b> (Asm. Plant Code) & <b>2</b> (2-Digit Date Code) & <b>T</b> (Die Trace Code) Line 2: FDS Line 3: 4935
FDS4935_NF073	Full Production	Full Production	N/A	<u>SO-8</u>	8	TAPE REEL	Line 1: <b>\$Y</b> (Fairchild logo) & <b>Z</b> (Asm. Plant Code) & <b>2</b> (2-Digit Date Code) & <b>T</b> (Die Trace Code) Line 2: FDS Line 3: 4935

<sup>\*</sup> Fairchild 1,000 piece Budgetary Pricing

\*\* A sample button will appear if the part is available through Fairchild's on-line samples program. If there is no sample button, please contact a Fairchild distributor to obtain samples



Indicates product with Pb-free second-level interconnect. For more information click here.

Package marking information for product FDS4935 is available. Click here for more information.

## back to top

#### Models

Package & leads Condition Temperature range		Software version	Revision date			
PSPICE						
SO-8-8 <u>Electrical</u> 25°C to 125°C Orcad 9.1 May 16, 2003						

## back to top

## **Qualification Support**

Click on a product for detailed qualification data

Product				
FDS4935				
FDS4935_	NF073			

# back to top

# © 2007 Fairchild Semiconductor



Products | Design Center | Support | Company News | Investors | My Fairchild | Contact Us | Site Index | Privacy Policy | Site Terms & Conditions | Standard Terms & Conditions |