

# 32 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 4 Streams (8, 16, 32 or 64 Mbps), and 128 Inputs and 128 Outputs

**Data Sheet** 

January 2006

**Features** 

- 32,768 channel x 32,768 channel non-blocking digital Time Division Multiplex (TDM) switch at 65.536 Mbps, 32.768 Mbps and 16.384 Mbps or using a combination of rates
- 16,384 channel x 16,384 channel non-blocking digital TDM switch at 8.192 Mbps
- High jitter tolerance with multiple input clock sources and frequencies
- Up to 128 serial TDM input streams, divided into 32 groups with 4 input streams per group
- Up to 128 serial TDM output streams, divided into 32 groups with 4 output streams per group
- Per-group input and output data rate conversion selection at 65.536 Mbps, 32.768 Mbps, 16.384 Mbps and 8.192 Mbps. Input and output data group rates can differ
- Per-group input bit delay for flexible sampling point selection
- · Per-group output fractional bit advancement
- Four sets of output timing signals for interfacing additional devices
- Per-channel A-Law/μ-Law Translation

#### **Ordering Information**

ZL50073GAC 484 Ball PBGA Trays ZL50073GAG2 484 Ball PBGA\*\* Trays \*\*Pb Free Tin/Silver/Copper

-40°C to +85°C

- Per-channel constant or variable throughput delay for frame integrity and low latency applications
- · Per-stream Bit Error Rate (BER) test circuits
- Per-channel high impedance output control
- · Per-channel force high output control
- · Per-channel message mode
- Control interface compatible with Intel and Motorola Selectable 32 bit and 16 bit nonmultiplexed buses
- · Connection Memory block programming
- Supports ST-BUS and GCI-Bus standards for input and output timing
- IEEE 1149.1 (JTAG) test port
- 3.3 V I/O with 5 V tolerant inputs; 1.8 V core voltage




Figure 1 - ZL50073 Functional Block Diagram

## **Applications**

- · Large Switching Platforms
- · Central Office Switches
- · Wireless Base Stations
- Multi-service Access Platforms
- · Media Gateways

#### **Description**

The ZL50073 is a non-blocking Time Division Multiplex (TDM) switch with maximum 32,768 x 32,768 channels. The device can switch 64 kbps and Nx64 kbps TDM channels from any input stream to any output stream. With a number of enhanced features, the ZL50073 is designed for high capacity voice and data switching applications.

The ZL50073 has 128 input and 128 output data streams which can operate at 8.192 Mbps, 16.384 Mbps, 32.768 Mbps or 65.536 Mbps. The large number of inputs and outputs maintains full 32 K x 32 K channel switching capacity at bit rates of 65 Mbps, 32 Mbps and 16 Mbps. Up to 32 input and output data streams may operate at 65 Mbps. Up to 64 input and output data streams may operate at 32 Mbps. Up to 128 input and output data streams may operate at 16 Mbps or 8 Mbps. The data rate can be independently set in groups of 4 input or output streams. In this way it is possible to provide rate conversion from input data channel to output data channel.

The ZL50073 uses a master clock (CKi0) and frame pulse (FPi0) to define the TDM data stream frame boundary and timing. A high speed system clock is derived internally from CKi0 and FPi0. The input and output data streams can independently reference their timings to one of the input clocks or to the internal system clock.

The ZL50073 has a variety of user configurable options designed to provide flexibility when data streams are connected to multiple TDM components or circuits. These include:

- Two additional programmable reference inputs, CKi2 1 and FPi2 1, which can be used to provide alternative sources for input and output stream timing
- Variable input bit delay and output advancement, to accommodate delays and frame offsets of streams connected through different data paths
- Four timing outputs, CKo3 0 and FPo3 0, which can be configured independently to provide a variety of clock and frame pulse options
- · Support of both ST-BUS and GCI-Bus formats

The ZL50073 also has a number of value added features for voice and data applications:

- Per-channel variable delay mode for low latency applications and constant delay mode for frame integrity applications
- Per-channel A-Law/μ-Law Conversions for both voice and data
- 128 separate Pseudo-random Bit Sequence (PRBS) test circuits; one per stream. This provides an integrated Bit Error Rate (BER) test capability to facilitate data path integrity checking

The ZL50073 has two major modes of operation: Connection Mode (normal) and Message Mode. In Connection Mode, data bytes received at the TDM inputs are switched to timeslots in the output data streams, with mapping controlled by the Connection Memories. Using Zarlink's Message Mode capability, microprocessor data can be broadcast to the output data streams on a per-channel basis. This feature is useful for transferring control and status information to external circuits or other TDM devices.

A non-multiplexed microprocessor port provides access to the internal Data Memory, Connection Memory and Control Registers used to program ZL50073 options. The port is configurable to interface with either Motorola or Intel-type microprocessors and is selectable to be either 32 bit or 16 bit.

The mandatory requirements of IEEE 1149.1 standard are supported via the dedicated Test Access Port.

# **Table of Contents**

Features	
Applications	
Description	
Change Summary	
1.0 Functional Description	. 14
1.1 Overview	
1.2 Switch Operation	
1.3 Stream Provisioning	
1.4 Input and Output Rate Selection	
1.4.1 Per Group Rate Selection	
1.5 Rate Conversion	
2.0 Input Clock (CKi) and Input Frame Pulse (FPi) <u>Tim</u> ing	
3.0 Output Clock (CKo) and Output Frame Pulse (FPo) Timing	
4.0 Output Channel Control	
5.0 Data Input Delay and Data Output Advancement	
5.1 Input Sampling Point Delay Programming	. 19
5.2 Fractional Bit Advancement on Output	
6.0 Message Mode	
6.1 Data Memory Read	
6.2 Connection Memory Block Programming	
7.0 Data Delay Through the Switching Paths	
7.1 Constant Delay Mode	
7.2 Variable Delay Mode	
8.0 Per-Channel A-Law/m-Law Translation	
9.0 Bit Error Rate Tester	
10.0 Microprocessor Port	
10.1 Addressing	
10.2 32 bit Bus Operation	
10.3 16 Bit Bus Operation	
10.4 Bus Operation	
10.4.1 Read Cycle	
10.4.2 Write Cycle	
11.0 Power-up and Initialization of the ZL50073	
11.1 Device Reset and Initialization	
11.3 Initialization	
12.0 IEEE 1149.1 Test Access Port.	
12.1 Test Access Port (TAP)	-
12.1 Test Access Port (TAP)	
12.3 Test Data Register.	
12.4 Boundary Scan Description Language (BSDL)	
13.0 Memory Map of ZL50073	
14.0 Detailed Memory and Register Descriptions.	
14.1 Connection Memory	
14.1.1 Connection Memory Bit Functions	
14.1.2 Connection Memory LSB	
14.2 Data Memory	. 40
14.3 BER Control Memory and Error Counters	
14.3.1 Input BER Enable Control Memory	
14.3.2 BER Counters	. 42

ZL50073

# **Table of Contents**

14.4 Group Co	ntrol Registers	 	 	43
	ck Control Register			
	ock Control Register			
•	Register			
	Enable Register			
	rical Characteristics			

# ZL50073

# **List of Figures**

Figure 1 - ZL50073 Functional Block Diagram	1
Figure 2 - 32 K x 32 K Channel Basic Switch Configuration	15
Figure 3 - ZL50073 32 K x 32 K Channel and Stream Provisioning Example at Multiple Rates	17
Figure 4 - Input and Output Data Rate Conversion Example	18
Figure 5 - Input Sampling Point Delay Programming	20
Figure 6 - Output Bit Advancement Timing	21
Figure 7 - Data Throughput Delay for Constant Delay	
Figure 8 - Data Throughput Delay for Variable Delay	23
Figure 9 - Example PRBS Timeslot Insertion	25
Figure 10 - Read Cycle Operation	29
Figure 11 - Write Cycle Operation	30
Figure 12 - Frame Pulse Input and Clock Input	55
Figure 13 - Frame Skew Timing Diagram	56
Figure 14 - ST-Bus Frame Pulse and Clock Output Timing	58
Figure 15 - GCI Frame Pulse and Clock Output Timing	58
Figure 16 - Serial Data Timing to CKi	60
Figure 17 - Serial Data Timing to CKo	62
Figure 18 - CKo to other CKo Skew	63
Figure 19 - Microprocessor Bus Interface Timing	65
Figure 20 - Intel Mode Timing	65
Figure 21 - IEEE 1149.1 Test Port & PWR Reset Timing	66

# ZL50073

# **List of Tables**

Table 1 - Data Rate and Maximum Switch Size	15
Table 2 - TDM Stream Bit Rates	
Table 3 - CKi0 and FPi0 Setting via CK_SEL1 - 0	18
Table 4 - Input and Output Voice and Data Coding	24
Table 5 - Example of Address and Byte Significance	26
Table 6 - 32 Bit Motorola Mode Byte Addressing	26
Table 7 - 32 Bit Motorola Mode Access Transfer Size	26
Table 8 - 32 bit Intel Mode Bus Enable Signals	26
Table 9 - Byte Enable Signals	27
Table 10 - 16 Bit Mode Word Alignment	27
Table 11 - 16 Bit Mode Example Byte Address	28
Table 12 - Memory Map	32
Table 13 - Connection Memory Group Address Mapping	33
Table 14 - Connection Memory Stream Address Offset at Various Output Rates	34
Table 15 - Connection Memory Timeslot Address Offset Range	34
Table 16 - Connection Memory Bits (CMB)	35
Table 17 - Connection Memory LSB Group Address Mapping	37
Table 18 - Connection Memory LSB Stream Address Offset at Various Output Rates	39
Table 19 - Data Memory Group Address Mapping	40
Table 20 - Data Memory Stream Address Offset at Various Output Rates	40
Table 21 - BER Enable Control Memory Group Address Mapping	41
Table 22 - BER Enable Control Memory Stream Address Offset at Various Output Rates	42
Table 23 - BER Counter Group and Stream Address Mapping	43
Table 24 - Group Control Register Addressing	43
Table 25 - Group Control Register	44
Table 26 - Input Clock Control Register	47
Table 27 - Output Clock Control Register	48
Table 28 - Block and Power-up Initialization Status Rits	52

# **Change Summary**

The following table captures the changes from the April 2005 issue.

Page	Item	Change
28	10.4.1, "Read Cycle"	Clarified WAIT signal description in Read Cycle.
29	Figure 10 "Read Cycle Operation"	Corrected WAIT signal tristate timing in Read Cycle.
29	10.4.2, "Write Cycle"	Clarified WAIT signal description in Write Cycle.
30	Figure 11 "Write Cycle Operation"	Corrected WAIT signal tristate timing in write Cycle.
43	Table 23 "BER Counter Group and Stream Address Mapping"	Corrected BER Counter Group and Stream Mapping Addresses.

The following table captures the changes from the July 2004 issue.

Page	Item	Change
12	"Pin Description" - CKo0-3	Added special requirement for using output clock at 65.536 MHz.
13	"Pin Description" - DTA, WAIT	Added more detailed description to the $\overline{\text{DTA}}$ and $\overline{\text{WAIT}}$ pins.
54	"AC Electrical Characteristics1 - FPi0-2 and CKi0-2 Timing"	Added t <sub>FPIS</sub> , t <sub>FPIH</sub> (input frame pulse setup and hold) maximum values.
56	Figure 13 "Frame Skew Timing Diagram"	Added FPi1,2 frame pulse to Figure "Frame Skew Timing Diagram" to clarify frame boundary skew.
57	(1) "AC Electrical Characteristics1 - FPO0-3 and CKO0-3 (65.536 MHz) Timing" (2) "AC Electrical Characteristics1 - FPO0-3 and CKO0-3 (32.768 MHz) Timing" (3) "AC Electrical Characteristics1 - FPO0-3 and CKO0-3 (16.384 MHz) Timing" (4) "AC Electrical Characteristics1 - FPO0-3 and CKO0-3 (8.192 MHz) Timing"	Added CKO0-3 and FPO0-3 setup and hold parameters for all different clock rates.
58	"AC Electrical Characteristics - Output Clock Jitter Generation"	Added this table to specify CKO0-3 jitter generation.
59	"AC Electrical Characteristics1 - Serial Data Timing2 to CKi"	(1) Values of parameters t <sub>SIPS</sub> , t <sub>SIPH</sub> , t <sub>SINS</sub> , t <sub>SINH</sub> , t <sub>SINV</sub> , t <sub>SIPZ</sub> and t <sub>SINZ</sub> are revised. (2) Separated parameter t <sub>CKD</sub> into t <sub>CKDP</sub> and t <sub>CKDN</sub> .
60	Figure 16 "Serial Data Timing to CKi"	Added more detail to figure.
61	"AC Electrical Characteristics - Serial Data Timing1 to CKo2"	Values of parameters t <sub>SOPS</sub> , t <sub>SOPH</sub> , t <sub>SONS</sub> , t <sub>SONH</sub> , t <sub>SOPV</sub> , t <sub>SONV</sub> , t <sub>SOPZ</sub> and t <sub>SONZ</sub> are revised.
62	Figure 17 "Serial Data Timing to CKo"	Added more detail to figure.
63	"AC Electrical Characteristics - CKo to Other CKo Skew1"	Added CKO skew parameters, t <sub>CKOS</sub> .
63	Figure 18 "CKo to other CKo Skew"	Added figure to show t <sub>CKOS</sub> .

# Pin Diagram - ZL50073 23 mm x 23 mm 484 Ball PBGA (as viewed through top of package)

A1 corner identified by metallized marking.

\	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22
Α	CKo [0]	STiA [0]	D[30]	D[25]	D[20]	D[16]	D[15]	D[11]	D[7]	D[4]	D[0]	A[18]	A[14]	A[10]	A[7]	A[2]	A[1]	IC	DTA	PWR	SToA [31]	TCK
В	SToB [1]	STiD [1]	SToA [0]	D[31]	D[26]	D[21]	D16B	D[13]	D[9]	D[5]	D[3]	A[17]	A[11]	A[8]	A[6]	A[0]	BERR	SIZ[0]	SToB [31]	STiA [31]	TDo	STiA [30]
С	STiA [2]	STiA [3]	STiB [1]	STiD [0]	IM	D[27]	D[22]	D[19]	D[12]	D[6]	D[1]	A[15]	A[9]	A[3]	R/W	CS	FPo [3]	STiD [31]	TRST	SToD [30]	STiB [30]	STiD [29]
D	STIC [3]	STiD [2]	SToC [1]	SToD [0]	SToB [0]	STIC [0]	D[28]	D[23]	D[17]	D[8]	A[16]	A[13]	A[5]	DS	WAIT	SToD [31]	STiB [31]	TDi	SToB [30]	STiC [30]	SToA [29]	SToD [28]
E	STiD [4]	SToB [3]	STiC [2]	SToA [1]	STiA [1]	SToC [0]	STiB [0]	D[24]	D[18]	D[14]	D[2]	A[12]	A[4]	CKo [3]	SIZ[1]	STiC [31]	TMS	SToC [30]	STiD [30]	SToD [29]	STiA [29]	STiB [28]
F	SToB [4]	SToC [3]	SToB [2]	SToD [1]	STIC [1]	$V_{SS}$	V <sub>DD</sub> _ CORE	D[29]	V <sub>DD</sub> _	V <sub>DD</sub> _ CORE	D[10]	V <sub>DD</sub> _	V <sub>DD</sub> _ CORE	SToC [31]	V <sub>DD</sub> _	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	SToA [30]	SToC [29]	STiC [29]	SToB [28]	STiA [28]
G	SToD [4]	SToD [3]	SToD [2]	STiB [2]	FPo [0]	V <sub>DD</sub> _	$V_{SS}$	$V_{SS}$	V <sub>DD</sub> CORE	V <sub>DD</sub> _	$V_{SS}$	V <sub>DD</sub> CORE	V <sub>DD</sub> _	$V_{SS}$	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _	$V_{SS}$	SToB [29]	STiB [29]	STiC [28]	CKi [2]	STiD [27]
н	STiA [5]	STiA [4]	STiD [3]	SToC [2]	SToA [2]	V <sub>DD</sub> CORE	V <sub>DD</sub> _	$V_{SS}$	$V_{SS}$	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _	V <sub>SS</sub>	V <sub>DD</sub> CORE	V <sub>DD</sub> _	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	SToA [28]	SToC [28]	STiD [28]	SToD [27]	STiC [27]	STiA [27]
J	STiB [5]	CKi [1]	STiC [4]	SToA [3]	STiB [3]	V <sub>DD</sub> _	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub> _	$V_{SS}$	V <sub>DD</sub> _	SToB [27]	SToC [27]	STiB [27]	IC	SToC [26]
K	SToB [5]	STiD [5]	FPi [1]	SToC [4]	SToA [4]	STiB [4]	$V_{SS}$	V <sub>DD</sub> _ CORE	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub> CORE	V <sub>DD</sub> _	V <sub>DD</sub> CORE	SToA [27]	FPi [2]	SToA [26]	SToB [26]	STiD [26]
L	ODE	SToD [5]	SToC [5]	STiD [6]	STIC [5]	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>DD</sub> _ CORE	SToD [26]	STiC [26]	STiB [26]	STiA [26]	SToD [25]	SToC [25]
М	STiA [6]	STiB [6]	STiC [6]	STIC [7]	SToA [5]	V <sub>DD</sub> _	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub> _	V <sub>SS</sub>	V <sub>DD</sub> _	STiA [25]	STiD [25]	SToB [25]	SToA [25]	IC
N	SToB [6]	SToC [6]	SToD [6]	SToA [7]	SToA [6]	$V_{SS}$	$V_{SS}$	V <sub>DD</sub> _ CORE	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _	SToD [23]	SToC [24]	STiD [24]	SToB [24]	STiB [25]	STiC [25]
Р	STiA [7]	STiB [7]	SToB [7]	STiA [8]	SToA [8]	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _	V <sub>DD</sub> _	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>DD</sub> _	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _ CORE	SToA [23]	STiC [23]	STiB [24]	SToA [24]	SToD [24]
R	STiD [7]	SToC [7]	으	SToB [8]	STiB [8]	V <sub>DD</sub> _	V <sub>DD</sub> _ CORE	$V_{SS}$	$V_{SS}$	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _	$V_{SS}$	$V_{SS}$	V <sub>DD</sub> _	CKo [2]	STiD [22]	STiB [23]	STiA [24]	STiC [24]
Т	SToD [7]	$V_{SS}$	SToC [8]	STiD [9]	STiB [10]	SToD [9]	$V_{SS}$	$V_{SS}$	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _	$V_{SS}$	V <sub>DD</sub> _ CORE	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub> _ CORE	V <sub>DD</sub> _	V <sub>SS</sub>	SToA [21]	FPo [2]	SToC [22]	STiD [23]	SToC [23]
U	STiC [8]	SToD [8]	STiC [9]	STiA [10]	SToC [10]	$V_{SS}$	V <sub>DD</sub> _	SToC [12]	N <sup>DD</sup>	V <sub>DD</sub> _ CORE	STiA [16]	V <sub>DD</sub> _	V <sub>DD</sub> _ CORE	SToA [18]	V <sub>DD</sub> _	STiC [19]	V <sub>DD</sub> _ CORE	SToC [20]	STiD [21]	STiC [22]	SToD [22]	SToB [23]
٧	STiD [8]	STiB [9]	SToC [9]	SToB [10]	SToD [10]	SToB [11]	STiC [12]	STiB [13]	SToA [13]	STiC [15]	SToB [16]	SToC [16]	IC	CK_ SEL[1]	STiB [18]	SToA [19]	STiA [20]	SToB [20]	SToD [20]	SToC [21]	SToA [22]	STiA [23]
w	STiA [9]	SToB [9]	STiD [10]	STiA [11]	SToA [11]	STiB [12]	SToD [12]	STiC [13]	STiA [14]	SToD [14]	SToC [15]	CKi [0]	IC	SToB [17]	CK_ SEL[0]	SToC [18]	STiD [19]	SToD [19]	STiD [20]	STiC [21]	STiA [22]	SToB [22]
Υ	SToA [9]	SToA [10]	STiB [11]	SToC [11]	SToA [12]	FPo [1]	STiD [13]	STiB [14]	SToB [14]	STiD [15]	SToD [15]	SToD [16]	IC	STiC [17]	SToC [17]	STiA [18]	SToB [18]	STiB [19]	STiB [20]	SToA [20]	SToB [21]	STiB [22]
AA	STiC [10]	STiC [11]	SToD [11]	STiD [12]	STiA [13]	SToB [13]	SToD [13]	SToA [14]	STiA [15]	SToA [15]	STiB [16]	SToA [16]	FPi [0]	STiA [17]	SToA [17]	IC	IC	SToD [18]	SToB [19]	SToC [19]	STiA [21]	SToD [21]
AB	STiD [11]	STiA [12]	SToB [12]	CKo [1]	SToC [13]	STiC [14]	STiD [14]	SToC [14]	STiB [15]	SToB [15]	STiC [16]	STiD [16]	NC	NC	STiB [17]	STiD [17]	SToD [17]	STiC [18]	STiD [18]	STiA [19]	STiC [20]	STiB [21]

# **Pin Description**

Pin	Name	Description
		TDM Interface
F7, F10, F13, F17, G9, G12, G15, H6, H10, H13, H16, J7, K8, K15, K17, L6, L16, M7, N8, N15, P6, P16, P17, R7, R10, R13, T9, T12, T15, U10, U13, U17	V <sub>DD_CORE</sub>	Power Supply for the Core Logic: +1.8 V
F9, F12, F15, G6, G10, G13, G16, H7, H11, H14, J6, J8, J15, J17, K16, L7, M6, M8, M15, M17, N16, P7, P8, P15, R6, R11, R14, R17, T10, T16, U7, U9, U12, U15	V <sub>DD_IO</sub>	Power Supply for the I/O: +3.3 V
F6, F16, G7, G8, G11, G14, G17, H8, H9, H12, H15, J9, J10, J11, J12, J13, J14, J16, K7, K9, K10, K11, K12, K13, K14, L8, L9, L10, L11, L12, L13, L14, L15, M9, M10, M11, M12, M13, M14, M16, N6, N7, N9, N10, N11, N12, N13, N14, P9, P10, P11, P12, P13, P14, R8, R9, R12, R15, R16, T2, T7, T8, T11, T13, T14, T17, U6	V <sub>SS</sub>	Ground
A2, E5, C1, C2, H2, H1, M1, P1, P4, W1, U4, W4, AB2, AA5, W9, AA9, U11, AA14, Y16, AB20, V17, AA21, W21, V22, R21, M18, L20, H22, F22, E21, B22, B20	STiA0-31	Serial TDM Input Data 'A' Streams (5 V Tolerant Input with Internal Pull-down)  The data rate of these input streams can be selected in a group of 4 to be either 8.192 Mbps, 16.384 Mbps, 32.678 Mbps or 65.536 Mbps. Refer to Section 1.4 for rate programming options. The data streams can be selected to be either inverted or non-inverted, programmed by the Group Control Registers (Section 14.4).  Unused inputs are pulled low by internal pull-down resistors and may be left unconnected.
E7, C3, G4, J5, K6, J1, M2, P2, R5, V2, T5, Y3, W6, V8, Y8, AB9, AA11, AB15, V15, Y18, Y19, AB22, Y22, R20, P20, N21, L19, J20, E22, G19, C21, D17	STiB0-31	Serial TDM Input Data 'B' Streams (5 V Tolerant Input with Internal Pull-down)  The data rate of these input streams can be selected in a group of 4 to be either 8.192 Mbps, 16.384 Mbps or 32.678 Mbps. The stream is unused when its input group rate is 65.536 Mbps. Refer to Section 1.4 for rate programming options.  The data streams can be selected to be either inverted or non-inverted, programmed by the Group Control Registers (Section 14.4).  Unused inputs are pulled low by internal pull-down resistors and may be left unconnected.

Pin	Name	Description
D6, F5, E3, D1, J3, L5, M3, M4, U1, U3, AA1, AA2, V7, W8, AB6, V10, AB11, Y14, AB18, U16, AB21, W20, U20, P19, R22, N22, L18, H21, G20, F20, D20, E16	STiC0-31	Serial TDM Input Data 'C' Streams (5 V Tolerant Input with Internal Pull-down)  The data rate of these input streams can be selected in a group of 4 to be either 8.192 Mbps or 16.384 Mbps. The stream is unused when its input group rate is 65.536 Mbps or 32.678 Mbps. Refer to Section 1.4 for rate programming options.  The data streams can be selected to be either inverted or non-inverted, programmed by the Group Control Registers (Section 14.4).  Unused inputs are pulled low by internal pull-down resistors and may be left unconnected.
C4, B2, D2, H3, E1, K2, L4, R1, V1, T4, W3, AB1, AA4, Y7, AB7, Y10, AB12, AB16, AB19, W17, W19, U19, R19, T21, N19, M19, K22, G22, H19, C22, E19, C18	STiD0-31	Serial TDM Input Data 'D' Streams (5 V Tolerant Input with Internal Pull-down)  The data rate of these input streams can be selected in a group of 4 to be either 8.192 Mbps or 16.384 Mbps. The stream is unused when its input group rate is 65.536 Mbps or 32.678 Mbps. Refer to Section 1.4 for rate programming options.  The data streams can be selected to be either inverted or non-inverted, programmed by the Group Control Registers (Section 14.4).  Unused inputs are pulled low by internal pull-down resistors and may be left unconnected.
B3, E4, H5, J4, K5, M5, N5, N4, P5, Y1, Y2, W5, Y5, V9, AA8, AA10, AA12, AA15, U14, V16, Y20, T18, V21, P18, P21, M21, K20, K18, H17, D21, F18, A21	SToA0-31	Serial TDM Output Data 'A' Streams (5 V Tolerant, 3.3 V Tri-state Slew-Rate Controlled Outputs)  The data rate of these output streams can be selected in a group of 4 to be either 8.192 Mbps, 16.384 Mbps, 32.678 Mbps or 65.536 Mbps. Refer to Section 1.4 for rate programming options. The data streams can be selected to be either inverted or non-inverted, programmed by the Group Control Registers (Section 14.4).
D5, B1, F3, E2, F1, K1, N1, P3, R4, W2, V4, V6, AB3, AA6, Y9, AB10, V11, W14, Y17, AA19, V18, Y21, W22, U22, N20, M20, K21, J18, F21, G18, D19, B19	SToB0-31	Serial TDM Output Data 'B' Streams (5 V Tolerant, 3.3 V Tri-state Slew-Rate Controlled Outputs)  The data rate of these output streams can be selected in a group of 4 to be either 8.192 Mbps, 16.384 Mbps or 32.678 Mbps. The stream is unused when its output group rate is 65.536 Mbps. Refer to Section 1.4 for rate programming options.  The data streams can be selected to be either inverted or non-inverted, programmed by the Group Control Registers (Section 14.4).  Unused outputs are tristated and may be left unconnected.
E6, D3, H4, F2, K4, L3, N2, R2, T3, V3, U5, Y4, U8, AB5, AB8, W11, V12, Y15, W16, AA20, U18, V20, T20, T22, N18, L22, J22, J19, H18, F19, E18, F14	SToC0-31	Serial TDM Output Data 'C' Streams (5 V Tolerant, 3.3 V Tri-state Slew-Rate Controlled Outputs)  The data rate of these output streams can be selected in a group of 4 to be either 8.192 Mbps or 16.384 Mbps. The stream is unused when its output group rate is 65.536 Mbps or 32.678 Mbps. Refer to Section 1.4 for rate programming options.  The data streams can be selected to be either inverted or non-inverted, programmed by the Group Control Registers (Section 14.4).  Unused outputs are tristated and may be left unconnected.

Pin	Name	Description
D4, F4, G3, G2, G1, L2, N3, T1, U2, T6, V5, AA3, W7, AA7, W10, Y11, Y12, AB17, AA18, W18, V19, AA22, U21, N17, P22, L21, L17, H20, D22, E20, C20, D16	SToD0-31	Serial TDM Output Data 'D' Streams (5 V Tolerant, 3.3 V Tri-state Slew-Rate Controlled Outputs)  The data rate of these output streams can be selected in a group of 4 to be either 8.192 Mbps or 16.384 Mbps. The stream is unused when its output group rate is 65.536 Mbps or 32.678 Mbps. Refer to Section 1.4 for rate programming options.  The data streams can be selected to be either inverted or non-inverted, programmed by the Group Control Registers (Section 14.4).  Unused outputs are tristated and may be left unconnected.
W12	CKi0	ST-BUS/GCI-Bus Clock Input (5 V Tolerant Schmitt-Triggered Input)  This pin accepts an 8.192 MHz, 16.384 MHz, 32.678 MHz or 65.536 MHz clock. This clock must be provided for correct operation of the ZL50073. The frequency of the CKi0 input is selected by the CK_SEL1-0 inputs. The active clock edge may be either rising or falling, programmed by the Input Clock Control Register (Section 14.5).
AA13	FPi0	ST-BUS/GCI-Bus Frame Pulse Input (5 V Tolerant Input) This pin accepts the 8 kHz frame pulse which marks the frame boundary of the TDM data streams. The pulse width is nominally one CKi0 clock period (assuming ST-BUS mode) selected by the CK_SEL1-0 inputs. The active state of the frame pulse may be either high or low, programmed by the Input Clock Control Register (Section 14.5).
J2, G21	CKi1-2	ST-BUS/GCI-Bus Clock Inputs (5 V Tolerant Schmitt Triggered Inputs) These optional TDM clock inputs are at 8.192 MHz, 16.384 MHz, 32.678 MHz or 65.536 MHz. The frequency of each clock input is automatically detected by the ZL50073. Refer to Section 2.0 for TDM timing options. The active clock edge may be either rising or falling, programmed by the Input Clock Control Register (Section 14.5). Unused inputs must be connected to a defined logic level.
K3, K19	FPi1-2	ST-BUS/GCI-Bus Frame Pulse Inputs (5 V Tolerant Inputs) These 8 kHz input pulses correspond to the optional CKi2-1 clock inputs. The frame pulses mark the frame boundary of the TDM data streams. Refer to Section 2.0 for TDM timing options. Each pulse width is nominally one CKi clock period (assuming ST-BUS mode). The active state of the frame pulse may be either high or low, programmed by the Input Clock Control Register (Section 14.5). Unused inputs must be connected to a defined logic level.

Pin	Name	Description
A1, AB4, R18, E14	CKo0-3	ST-BUS/GCI-Bus Clock Outputs (3.3 V Outputs with Slew-Rate Control)  These clock outputs can be programmed to generate 8.192 MHz, 16.384 MHz, 32.678 MHz or 65.536 MHz TDM clock outputs. The active edge can be programmed to be either rising or falling. The source of the clock outputs can be derived from either the CKi2-0 inputs or the internal system clock. The frequency, active edge and source of each clock output can be programmed independently by the Output Clock Control Register (Section 14.6). For 65.536 MHz output clock, the total loading on the output should not be larger than 10pF.
G5, Y6, T19, C17	FPo0-3	ST-BUS/GCI-Bus Frame Pulse Outputs (3.3 V Outputs with Slew-Rate Control)  These 8 kHz output pulses mark the frame boundary of the TDM data streams. The pulse width is nominally one clock period of the corresponding CKo output. The active state of each frame pulse may be either high or low, independently programmed by the Output Clock Control Register (Section 14.6).
W15, V14	CK_SEL0-1	Master Clock Input Select (5 V Tolerant Inputs) Inputs used to select the frequency and frame alignment of CKi0 and FPi0: CK_SEL1 = 0, CK_SEL0 = 0, 8.192 MHz CK_SEL1 = 0, CK_SEL0 = 1, 16.384 MHz CK_SEL1 = 1, CK_SEL0 = 0, 32.768 MHz CK_SEL1 = 1, CK_SEL0 = 1, 65.536 MHz
L1	ODE	Output Drive Enable (5 V Tolerant Input with Internal Pull-up) This is the asynchronous output enable control for the output streams. When it is high, the streams are enabled. When it is low, the output streams are tristated.
A18, J21, M22, R3, V13, W13, Y13, AA16, AA17	IC	Internal Connections In normal mode these pins MUST be connected low
AB13, AB14	NC	No Connection In normal mode these pins MUST be left unconnected
	Micr	oprocessor Port and Reset
A11, C11, E11, B11, A10, B10, C10, A9, D10, B9, F11, A8, C9, B8, E10, A7, A6, D9, E9, C8, A5, B6, C7, D8, E8, A4, B5, C6, D7, F8, A3, B4	D0-31	Microprocessor Port Data Bus (5 V Tolerant Bi-directional with Slew-Rate Output Control) 32 or 16 bit bidirectional data bus. Used for microprocessor access to internal memories and registers. When 16 bit mode is selected (D16B is logic 1), D31-16 are unused and must be connected to defined logic levels.
B16, A17, A16, C14, E13, D13, B15, A15, B14, C13, A14, B13, E12, D12, A13, C12, D11, B12, A12	A0-18	Microprocessor Port Address Bus (5 V Tolerant Inputs) 19 bit address bus for the internal memories and registers. In 16 bit bus mode (D16B is logic 1), please note A0 is not used and must be connected to a defined logic level. In Intel 32 bit mode: A1 = BE <sub>3</sub> , A0 = BE <sub>2</sub>

Pin	Name	Description
C16	CS	Chip Select Input (5 V Tolerant Input) Active low input used with DS to enable read and write access to the ZL50073.
D14	DS	Data Strobe Input (5 V Tolerant Input) Active low input used with CS to enable read and write access to the ZL50073.
C15	R/W	Read/Write Input (5 V Tolerant Input)  This input controls the direction of the data bus lines (D31 - 0) during a microprocessor access. This pin is set high and low for the read and write access respectively.
A19	DTA	Data Transfer Acknowledge (5 V Tolerant, 3.3 V Tri-state Output with Slew-Rate)  This active low output indicates that a data bus transfer is complete. Usually used with a Motorola interface. An external pull-up resistor is required to hold this pin HIGH when output is high-impedance.
B17	BERR	Transfer Bus Error Output with Slew Rate Control (5 V Tolerant, 3.3 V Tri-state Outputs with Slew-Rate Control)  This pin goes low whenever the microprocessor attempts to access an invalid memory space inside the device. In Motorola bus mode, if this bus error signal is activated, the data transfer acknowledge signal, DTA, will not be generated. In Intel bus mode, the generation of the DTA is not affected by this BERR signal. An external pull-up resistor is required to hold a HIGH level when output is high-impedance.
D15	WAIT	Data Transfer Wait Output (5 V Tolerant, 3.3 V Tri-state Output with Slew Rate) Active low wait signal output. It indicates that a data bus transfer is complete when it goes from low to high. Usually used with an Intel interface. An external pull-up resistor is required to hold this pin HIGH when output is high-impedance
B18, E15	SIZ0-1	Data Transfer Size/Upper and Lower Data Strobe Inputs (5 V Tolerant Inputs)  Motorola 32-bit mode - signals indicate data transfer size, refer to Section 10.0.  Motorola 16-bit mode:SIZ0 - LDS, SIZ1 - UDS.  Active low upper and lower data strobes, UDS and LDS, indicate whether the upper byte, D15 - 8, and/or lower byte, D7 - 0, is being accessed.  Intel 32/16-bit mode: SIZ0 - BE0, SIZ1 - BE1.  Active low Intel type bus-enable signals, BE1 and BE0
C5	IM	Microprocessor Port Bus Mode Select (5 V Tolerant Input) Control input: 0 = Motorola mode 1 = Intel mode

#### **Pin Description (continued)**

Pin	Name	Description
B7	D16B	Microprocessor Port Bus 16/32 Bit Mode Select (5 V Tolerant Input with Internal Pull-down) Control input: 0 = 32 bit data bus 1 = 16 bit data bus
A20	PWR	Device Reset (5 V Tolerant Schmitt-Triggered Input) Asynchronous reset input used to initialize the ZL50073.  0 = Reset 1 = Normal See Section 11.0, Power-up and Initialization of the ZL50073 for detailed description of Reset state.
	IEEE 1	1149.1 Test Access Port (TAP)
D18	TDi	Test Data (5 V Tolerant Input with Internal Pull-up) Serial test data input. When not used, this input may be left unconnected.
B21	TDo	Test Data (3.3 V Output) Serial test data output.
A22	TCK	Test Clock (5 V Tolerant Schmitt-Triggered Input with Internal Pull-up) Provides the clock to the JTAG test logic
C19	TRST	Test Reset (5 V Tolerant Schmitt-Triggered Input with Internal Pull-up) Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin should be pulsed low during power-up to ensure that the device is in the normal functional mode. When JTAG is not being used, this pin should be pulled low during normal operation.
E17	TMS	Test Mode Select (5 V Tolerant Input with Internal Pull-up) JTAG signal that controls the state transitions of the TAP controller. When not used, this pin is pulled high by an internal pull-up resistor and may be left unconnected.

#### 1.0 Functional Description

#### 1.1 Overview

The device has 128 ST-BUS/GCI-Bus inputs (STiA0 - 31, STiB0 - 31, STiC0 - 31, STiD0 - 31) and 128 ST-BUS/GCI-Bus outputs (SToA0 - 31, SToB0 - 31, SToC0 - 31, SToD0 - 31). It is a non-blocking digital switch with 32,768 64 kbps channels and is capable of performing rate conversion between groups of 4 inputs and 4 outputs. The inputs accept serial input data streams with data rates of 8.192 Mbps, 16.384 Mbps, 32.768 Mbps or 65.536 Mbps. There are 32 input groups with each group consisting of 4 streams ('A', 'B', 'C' and 'D'). Each group can be set to any of the data rates. The outputs deliver serial data streams with data rates of 8.192 Mbps, 16.384 Mbps, 32.768 Mbps or 65.536 Mbps. There are 32 output groups with each group consisting of 4 streams ('A', 'B', 'C' and 'D'). Each group can be set to any of the data rates.

By using Zarlink's message mode capability, the microprocessor can store data in the connection memory which can be broadcast to the output streams on a per-channel basis. This feature is useful for transferring control and status information for external circuits or other ST-BUS/GCI-Bus devices.

The ZL50073 uses the ST-BUS/GCI-Bus master input frame pulse (FPi0) and the ST-BUS/GCI-Bus master input clock (CKi0) to define the input frame boundary and timing for sampling the ST-BUS/GCI-Bus input streams with various data rates (8.192 Mbps, 16.384 Mbps, 32.768 Mbps or 65.536 Mbps). The rate of the input clock is defined by setting the CK\_SEL1 - 0 pins. In addition, two more frame pulses and clocks can be accepted. The frequencies of these signals are automatically detected by the ZL50073.

A selectable Motorola or Intel compatible non-multiplexed microprocessor port allows users to program the device to operate in various modes under different switching configurations. Users can use the microprocessor port to perform internal register and memory read and write operations. The microprocessor port can be selectable to be either a 32 bit or 16 bit data bus and to have either a 19 bit or 17 bit address bus. This is selected by setting the D16B pin. There are seven control signals (CS, DS, R/W, DTA, WAIT, BERR and IM).

The device supports the mandatory requirements for the IEEE 1149.1 (JTAG) standard via the test port.

#### 1.2 Switch Operation

The ZL50073 switches 64 kbps and Nx64 kbps data and voice channels from the TDM input streams, to timeslots in the TDM output streams. The device is non-blocking; all 32 K input channels can be switched through to the outputs. Any input channel can be switched to any available output channel.




Figure 2 - 32 K x 32 K Channel Basic Switch Configuration

The maximum channel switching capacity is determined by the number of streams and their rate of operation, as shown in Table 1.

TDM Group Data Rate	Maximum Number of Input TDM Data Streams	Maximum Number of Output TDM Data Streams	Number of 64 kbps Channels per Stream	Maximum Switch Capacity <sup>†</sup> (streams x channels = total)
65.536 Mbps	32	32	1024	32 x 1024 = 32,768
32.768 Mbps	64	64	512	64 x 512 = 32,768
16.384 Mbps	128	128	256	128 x 256 = 32,768
8.192 Mbps	128	128	128	128 x 128 = 16,384 <sup>‡</sup>

Table 1 - Data Rate and Maximum Switch Size

<sup>†</sup> The maximum capacity shown is when all streams are at the same rate, and none are operating at 8.192 Mbps.

<sup>‡</sup> Switch capacity is limited to less than 32 K channels, only when streams are provisioned at 8 Mbps. The maximum switch capacity in this case is given by 32,768 - (N x 128), where N is the number of 8 Mbps input or output streams.

#### 1.3 Stream Provisioning

The ZL50073 is a large switch with a comprehensive list of user configurable, 'per-group' programmable features. In order to facilitate ease of use, the ZL50073 offers a simple programming model. Streams are grouped in sets of four, with each group sharing the same configured characteristics. In this way it is possible to reduce programming complexity, while still maintaining flexible 'per-group' configuration options:

- Input and output rate selection; see Section 1.4
- Input stream clock source selection; see Section 2.0
- Output stream clock source selection; see Section 2.0
- Input stream sampling point selection; see Section 5.1
- · Output stream fractional bit advance; see Section 5.2
- Input and output stream inversion control; see Section 14.4

The streams are grouped, one from the TDM 'A' streams, combined with the corresponding 'B', 'C' and 'D' streams. For example, input stream group #12 is STiA12, STiB12, STiC12, STiD12, and output stream group #4 is SToA4, SToB4, SToC4, SToD4. There are 32 input and 32 output groups. Depending on the data rate set for the group there will be between 1 and 4 streams activated. If the data rate is set for 65.536 Mbps, the 'A' stream will be activated and the 'B', 'C' and 'D' streams will not be activated. If the data rate is set for 32.768 Mbps, the 'A' and 'B' streams will be activated and the 'C' and 'D' streams will not be activated. If the data rate is set for either 16.384 Mbps or 8.192 Mbps all of the streams, 'A', 'B', 'C' and 'D' will be activated. The maximum channel capacity of a group is 1024 channels when operating at any data rate except for 8.192 Mbps, in which case the maximum operating channel capacity decreases to 512 channels.

#### 1.4 Input and Output Rate Selection

Table 1 shows the maximum number of streams available at different bit rates. The ZL50073 deactivates unused streams when operating at the higher bit rates as shown in Table 2.

Input or Output Group n (n = 0 - 31)	65 Mbps	32 Mbps	16 Mbps	8 Mbps
STiAn / SToAn	Active	Active	Active	Active
STiBn / SToBn	Not Active	Active	Active	Active
STiCn / SToCn	Not Active	Not Active	Active	Active
STiDn / SToDn	Not Active	Not Active	Active	Active

Table 2 - TDM Stream Bit Rates

For 65 Mbps operation, only those inputs and outputs in the TDM 'A' streams are active. For 32 Mbps operation, only those inputs and outputs in the TDM 'A' and 'B' streams are active. For 16 Mbps and 8 Mbps, inputs and outputs in TDM 'A', 'B', 'C' and 'D' streams are active.

Note that if the internal system clock is not used as the clock source, there are limitations on the maximum data rate. See Section 2.0 for more details.

#### 1.4.1 Per Group Rate Selection

See Section 14.4, Group Control Registers, for programming details. The data rates are set with the Input Stream Bit Rate (bits 3 - 2) and the Output Stream Bit Rate (bits 19 - 18) in the Group Control Registers 0 - 31 (GCR0 - 31)

For the ZL50073, the bit rates of the inputs and outputs are programmed independently, in groups of 4 streams. Depending on the rate programmed, the active streams in the group will be as indicated in Table 2.

#### For example:

- if input stream group #1 is programmed for 65 Mbps: STiA1 is active; STiB1, STiC1, STiD1 are not active
- if output stream group #15 is programmed for 32 Mbps: SToA15 and SToB15 are active; SToC15 and SToD15 are not active
- if input stream group #24 is programmed for 16 Mbps or 8 Mbps, STiA24, STiB24, STiC24, STiD24 are all
  active

An example of ZL50073 mixed rate provisioning is given in Figure 3. In this example, the output streams follow the same data rate as the input streams. The example shows that it is possible to have different groups operating at different data rates. The first eight groups are operating in 65.536 Mbps mode (8192 channels - 8 streams), the next eight groups are operating in 32.768 Mbps (8192 channels - 16 streams with 2 streams in each group) and the remaining sixteen groups are operating in 16.384 Mbps (16384 channels - 64 streams with 4 streams per group). This results in the full capacity usage of the ZL50073.




Figure 3 - ZL50073 32 K x 32 K Channel and Stream Provisioning Example at Multiple Rates

Note: Although this example shows the same rate provisioned for corresponding STi and STo streams, programming of input and outputs is independent and different settings are possible.

#### 1.5 Rate Conversion

The ZL50073 supports rate conversion from any input stream rate to any output stream rate.

An example of ZL50073 rate conversion is given in Figure 4. Here the total capacity of both the input and the output is 32,768 channels. The output stream rates do not have to follow the input stream rates. In this example, on the input side of the switch you have 24 streams operating at 65.536 Mbps (24,576 channels - 24 groups with 1 stream in each group), 8 streams operating at 32.768 Mbps (4096 channels - 4 groups with 2 streams in each group) and 16 streams operating at 16.384 Mbps (4096 channels - 4 groups with 4 streams in each group) with no streams operating at 8.192 Mbps. This results in a maximum input capacity of 32,768 input channels. As the output streams do not have to follow the input streams, they can be configured so that 15 streams operate at 65.536 Mbps (15,360 channels - 15 groups with 1 stream in each group), 28 streams operate at 32.768 Mbps (14,336 channels - 14 groups with 2 streams in each group), 12 streams operate at 16.384 Mbps (3076 channels - 3 groups with 4 streams in each group) and no streams at 8.192 Mbps. This results in a maximum output capacity of 32,768 output channels. The reason that no stream is operating at 8.192 Mbps is that as soon as one group is set to this data rate, the capacity of the device will be less than the full 32,768 channels.




Figure 4 - Input and Output Data Rate Conversion Example

## 2.0 Input Clock (CKi) and Input Frame Pulse (FPi) Timing

The input timing for the ZL50073 can be set for one of four different frequencies. They can also be set for ST-BUS or GCI-Bus mode with positive or negative input. The CKi0 and FPi0 input timing must be provided in order for the device to be used. There are two additional input clocks and frame pulses that can be provided. CKi0 is used to generate the internal clock. This clock is used for all the internal logic and can be used as one of the clocks that defines the timing for the input and output data. The input stream clock source is selected by the ISSRC1 - 0 (bits 1 - 0) in the Group Control Registers. The output stream clock source is selected by the OSSRC1 - 0 (bits 17 - 16) in the Group Control Registers.

The CKi0 and FPi0 input frequency is set via the CK\_SEL1 - 0 pins as shown in Table 3. By default the CKi0 and FPi0 pins accept ST-BUS, negative input timing. The input frame pulse format (ST-BUS/GCI-Bus), frame pulse polarity, and clock polarity can be programmed by the GCISEL0 (bit 2), FPIPOL0 (bit 1), and CKIPSL0 (bit 0) in the Input Clock Control Register (ICCR), as described in Section 14.5.

CK_SEL1	CK_SEL0	Input CKi0 and FPi0
0	0	8.192 MHz
0	1	16.384 MHz
1	0	32.768 MHz
1	1	65.536 MHz

Table 3 - CKi0 and FPi0 Setting via CK\_SEL1 - 0

Two additional input clocks (CKi2 - 1) and frame pulses (FPi2 - 1) can be accepted. These signals can be  $8.192\,MHz$ ,  $16.384\,MHz$ ,  $32.768\,MHz$  or  $65.536\,MHz$  and the rates are automatically detected by the device. These clocks and their frame boundaries must be phase aligned with the  $\overline{CKi0}$  and its frame boundary within a 30 ns skew but can have different jitter values. The clocks do not have to have the same frequency. If these additional clocks are not used, the pins must be connected to a defined logic level.

These additional input clocks and frame pulses can be used as alternative clock sources for the input streams, output streams, and output clocks / frame pulses. The input streams' clock sources are controlled by the ISSRC1-0 (bits 1 - 0) in the Group Control Registers (GCR). The output streams' clock sources are controlled by the OSSRC1-0 (bits 17 - 16) in the Group Control Registers (GCR). The output clocks' / frame pulses' clock sources are controlled by the CKO3SRC1-0 (bits 22-21), CKO2SRC1-0 (bits 15-14), CKO1SRC1-0 (bits 8-7), and CKO0SRC1-0 (bits 1-0) in the Output Clock Control Register (OCCR). The clock sources can be set to either the internal system clock or one of the three input clock signals. These are used to provide a direct interface to jittery peripherals.

When the internal system clock is not used as the clock source, there are limitations to the data rate and the output clock rate. For all the input and output stream groups that do not use the internal system clock as their clock source, the data rate is limited to be no higher than the selected clock source's rate (e.g. if CKi1 runs at 16.384 MHz and it is selected as the clock source for input stream group 3, then the maximum data rate of STiA3, STiB3, STiC3, and STiD3 is 16.384Mbps). Similarly, for all the output clocks that do not use the internal system clock as their clock source, the clock rate is limited to be no higher than the selected clock source's rate (e.g. if CKi1 runs at 32.768 MHz and it is selected as the clock source for output clock CKo0, then the maximum clock rate of CKo0 is 32.768 MHz).

# 3.0 Output Clock (CKo) and Output Frame Pulse (FPo) Timing

There are four output timing pairs,  $\overline{\text{CKo}3}$  - 0 and  $\overline{\text{FPo}3}$  - 0. By default these signals generate ST-BUS, negative timing, and use the internal system clock as reference clock source. Their default clock rates are 65.536 MHz for  $\overline{\text{CKo}0}$ , 32.768 MHz for  $\overline{\text{CKo}1}$ , 16.384 MHz for  $\overline{\text{CKo}2}$ , and 8.192 MHz for  $\overline{\text{CKo}3}$ . Their properties can also be individually programmed in the Output Clock Control Register (OCCR) to control the frame pulse format (ST-BUS/GCI-Bus), frame pulse polarity, clock polarity, clock rate (8.192 MHz, 16.384 MHz, 32.768 MHz or 65.536 MHz), and reference clock source. Refer to Section 14.6 for programming details. Note that the reference clock source can be set to either the internal system clock or one of the three input clock signals. If one of the three input clock signals is selected as the reference source, the output clock cannot be programmed to generate a higher clock frequency than the reference source. As each output timing pair has its own bit settings, they can be set to provide different output timings. For 65.536 MHz output clock, the total loading on the output should not be larger than 10pF.

#### 4.0 Output Channel Control

To be able to interface with external buffers, the output signals can be set to enter a high impedance or drive high state on a per-channel basis. The Per Channel Function (bits 31 - 29) in the Connection Memory Bits can be set to 001 to drive the channel output high, or to 000, 110 or 111 to set the channel into a high impedance state.

#### 5.0 Data Input Delay and Data Output Advancement

The Group Control Registers (GCR) are used to adjust the input delay and output advancement for each input and output data groups. Each group is independently programmed.

#### 5.1 Input Sampling Point Delay Programming

The input sampling point delay programming feature provides users with the flexibility of handling different wire delays when incoming traffic is from different sources.

By default, all input streams have zero delay, such that bit 7 is the first bit that appears after the input frame boundary (assuming ST-BUS formatting). The nominal input sampling point with zero delay is at the 3/4 bit time. The input delay is enabled by the Input Sample Point Delay (bit 8 - 4) in the Group Control Registers 0 - 31 (GCR0 - 31) as described in Section 14.4 on page 43. The input sampling point delay can range from 0 to 7 3/4 bit delay with a 1/4 bit resolution on a per group basis.




Figure 5 - Input Sampling Point Delay Programming

There are limitations when the ZL50073 is programmed to use  $\overline{\text{CKi2}}$  - 0 as the input stream clock source as opposed to the internal clock:

- The granularity of the delay becomes 1/2 the selected reference clock period, or 1/4 bit, whichever is longer
- If the selected reference clock frequency is the same as the stream bit rate, the granularity of the delay is 1/2 bit. In this case, the least significant bit of the ISPD register is not used; the remaining 4 bits select the total delay in 1/2 bit increments, to a maximum of 7 1/2 bits. Also, the 0 bit delay reference point changes from the 3/4 bit position to the 1/2 bit position.

#### 5.2 Fractional Bit Advancement on Output

See Section 14.4, Group Control Registers, for programming details.

This feature is used to advance the output data with respect to the output frame boundary. Each group has its own bit advancement value which can be programmed in the Group Control Registers 0 - 31 (GCR0 - 31).

By default all output streams have zero bit advancement such that bit 7 is the first bit that appears after the output frame boundary (assuming ST-BUS formatting). The output advancement is enabled by the Output Stream Bit Advancement (bits 21 - 20) of the Group Control Registers 0 - 31 (GCR0 - 31), as described in Section 14.4. The output delay can vary from 0 to 22.8 ns with a 7.6 ns increment. The exception to this is output streams programmed at 65 Mbps, in which case the increment is 3.8 ns with a total advancement of 11.4 ns.




Figure 6 - Output Bit Advancement Timing

This programming feature is provided to assist in designs where per stream routing delays are significant and different.

The OSBA bits in the Group Control Registers are used to set the bit-advancement for each of the corresponding serial output stream groups. Figure 6 illustrates the effect of the OSBA settings on the output timing.

There are limitations when the ZL50073 is programmed to use CKi2 - 0 as the output stream clock source:

- If the selected reference clock frequency is 65 MHz or 32 MHz, the granularity of the advancement is reduced to 1/2 the clock period
- If the selected reference clock frequency is 16 MHz or 8 MHz, bit advancement is not available and the output streams are driven at the nominal times

#### 6.0 Message Mode

In Message Mode (MSG), microprocessor data can be broadcast to the output data streams on a per-channel basis. This feature is useful for transferring control and status information to external circuits or other TDM devices.

For a given output channel, when the corresponding Per Channel Function (bits 31 - 29) in the Connection Memory are set to Message Mode (010), the Connection Memory's lowest data byte (bits 7 - 0) is output in the timeslot. Refer to Section 14.1.1, Connection Memory Bit Functions, for programming details.

To increase programming bandwidth, the ZL50073 has separate addressable 32 bit memory locations, called Connection Memory Least Significant Bytes (LSB), which provide direct access to the Connection Memories'

Lowest data bytes (bits 7 - 0). Up to four consecutive message mode channels can be set with one Connection Memory LSB access. Refer to Section 14.1.2, Connection Memory LSB, for programming details.

#### 6.1 Data Memory Read

All TDM input channels can be read via the microprocessor port. This feature is useful for receiving control and status information from external circuits or other TDM devices. Each 32 bit Data Memory access enables up to four consecutive input channels to be monitored. The Data Memory field is read only; any attempt to write to this address range will result in a bus error condition signalled back to the host processor. Refer to Section 14.2, Data Memory, for programming details.

The latency of data reads is up to 3 frames, depending on when the input timeslots are sampled.

## 6.2 Connection Memory Block Programming

See Section 14.7, Block Init Register, and Section 14.8, Block Init Enable Register, for programming details.

This feature allows for fast initialization of the connection memory after power up. When the block programming mode is enabled, the contents of Block Init Register are written to all Connection Memory Bits. This operation completes in one 125  $\mu$ s frame. During Connection Memory initialization, all TDM output streams are set to high impedance.

#### 7.0 Data Delay Through the Switching Paths

See Section 14.1.1, Connection Memory Bit Functions, for programming details.

The switching of information from the input serial streams to the output serial streams results in a throughput delay. The device can be programmed to perform timeslot interchange functions with different throughput delay capabilities on a per-channel basis. For voice applications, select variable throughput delay to ensure minimum delay between input and output data. In wideband data application, select constant delay to maintain the frame integrity of the information through the switch. The delay through the device varies according to the type of throughput delay selected by programming the Per Channel Function (bits 31 - 29) in the Connection Memories. When these bits are set to 011, the channel is in variable delay mode. When they are set to 100, the channel is in constant delay mode.

#### 7.1 Constant Delay Mode

In this mode the frame integrity is maintained in all switching configurations. The delay though the switch is 2 frames - Input Channel + Output Channel. This can result in a minimum delay of 1 frame + 1 channel if the last channel of a stream is switched to the first channel of a stream. The maximum delay is 1 channel short of 3 frames delay. This occurs when the first channel of a stream is switched to the last channel of a stream.

The data throughput delay is expressed as a function of ST-BUS/GCI-Bus frames, input channel number (n) and output channel number (m). The data throughput delay (T) is:

T = 2 frames + (n - m)




Figure 7 - Data Throughput Delay for Constant Delay

#### 7.2 Variable Delay Mode

Variable delay mode causes the output channel to be transmitted as soon as possible. This is a useful mode for voice applications where the minimum throughput delay is more important than data integrity. The delay through the switch is minimum 3 channels and maximum 1 frame + 2 channels.




Figure 8 - Data Throughput Delay for Variable Delay

#### 8.0 Per-Channel A-Law/μ-Law Translation

The ZL50073 provides per channel code translation to be used to adapt pulse code modulation (PCM) voice or data traffic between networks which use different encoding laws. Code translation is available in both Connection Modes and Message Mode.

This feature is controlled by the Connection Memories. The  $\overline{V}/D$  (bit 28) defines if the traffic in the channel is voice or data. The ICL1 - 0 (bits 27 - 26) define the input coding law and the OCL1 - 0 (bits 25 - 24) define the output coding law. The different coding options are shown in Table 4:

Input Coding (ICL1- 0)	Output Coding (OCL1 - 0)	Voice Coding (V/D bit = 0)	Data Coding (V/D bit = 1)
00	00	ITU-T G.711 A-Law	No Code
01	01	ITU-T G.711 μ-Law	Alternate Bit Inversion (ABI)
10	10	A-Law without Alternate Bit Inversion (ABI)	Inverted Alternate Bit Inversion (ABI)
11	11	μ-Law without Magnitude Inversion (MI)	All Bits Inverted

Table 4 - Input and Output Voice and Data Coding

For voice coding options, the ITU-T G.711 A-Law and ITU-T G.711  $\mu$ -Law are the standard rules for encoding. The A-Law without Alternate Bit Inversion (ABI) is an alternative code that does not invert the even bits (6, 4, 2, 0). The  $\mu$ -Law without Magnitude Inversion (MI) is an alternative code that does not perform Inversion of magnitude bits (6, 5, 4, 3, 2, 1, 0).

When performing data code options, No Code does not invert the bits. The Alternate Bit Inversion (ABI) option inverts the even bits (6, 4, 2, 0) while the Inverted Alternate Bit Inversion (ABI) inverts the odd bits (7, 5, 3, 1). When All Bits Inverted is selected, all of the bits (7, 6, 5, 4, 3, 2, 1, 0) are inverted.

The input channel and output channel encoding law are configured independently. If the output channel coding is set to be different from the input channel, the ZL50073 performs translation between the two standards. If the input and output encoding laws are set to the same standard, no translation occurs.

#### 9.0 Bit Error Rate Tester

The ZL50073 has one Bit Error Rate (BER) transmitter and one BER receiver for each pair of input and output streams, resulting in 128 transmitters connected to the output streams and 128 receivers associated with the input streams. Each transmitter can generate a BER sequence with a pattern of  $2^{15}$ -1 Pseudo-Random Code (ITU O.151). Each transmitter can start at any location on the stream and will last for a minimum of 1 channel to a maximum of 1 frame time (125  $\mu$ s). The BER transmitters are enabled by programming the Per Channel Function (bit 31 - 29) to 101 (PRBS Generator mode) in the Connection Memories.

Multiple Connection Memory locations can be programmed for BER tests. These locations are not required to be consecutive. However, when read back, the BER locations must be received in the same order that they were transmitted. If the BER locations are not received in the same order, the BER test will produce errors.

The PRBS bit pattern is sequentially loaded into the output timeslots. An example is shown in Figure 9.




Figure 9 - Example PRBS Timeslot Insertion

Each PRBS detector can be configured to monitor for bit errors in one or more timeslots. The selection of timeslots is configured by the Input BER Enable Control Memory (IBERECM). See Section 14.3.1 for programming details. Each detector has an associated 16 bit error counter accessible via the microprocessor interface, as described in Section 14.3.2, BER Counters. The value of the counter represents the total number of errors detected on the corresponding input stream. Bit errors are accumulated until the counter is either reset (by writing to the counter or by resetting the device), or the counter reaches its maximum value, 65,535 (decimal). If more than 65,535 errors are detected, the counter will hold at the maximum value until reset.

Any number of timeslots may be configured for bit error rate testing; however the user must ensure the following for correct operation of the BER test function:

- 1. The number of timeslots enabled for PRBS detection on the input stream must equal the number of timeslots enabled for PRBS generation on the source output stream.
- 2. The arrival order of timeslots at the PRBS detector must be the same as the order in which timeslots were transmitted by the PRBS generator. For example, in Figure 9 above, the timeslot order a,b,c must be maintained through the external path from source TDM output stream to destination TDM input stream.

#### 10.0 Microprocessor Port

The ZL50073 has a generic microprocessor port that provides access to the internal Data Memory (read access only), Connection Memory, and Control Registers.

The port size can be configured to be either 32 bit or 16 bit, controlled by the D16B pin.

The port works with either Motorola or Intel type microprocessor buses, selected by the IM pin.

#### 10.1 Addressing

The Data Memory, Connection Memory and Control Registers are assigned 32 bit fields in the ZL50073 memory space. The Address Bus, A18 - 0, controls access to each 32 bit location. Byte addressing is also provided to give the user programming flexibility, if access to less than 32 bits is required.

Each 32 bit memory or register location spans 4 consecutive addresses. Example:

• The 32 bit Group Control Register for TDM Group 0 is located at address range 40200 - 40203 Hex The Least Significant address identifies the Most Significant Byte (MSB) in the 32 bit field, as illustrated in Table 5.

Address (Hex)	Memory/Register Bits
40200	Bits 31:24 (MSB)
40201	Bits 23:16
40202	Bits 15:8
40203	Bits 7:0 (LSB)

Table 5 - Example of Address and Byte Significance

#### 10.2 32 bit Bus Operation

In 32 bit mode (D16B = 0), all 32 bits of the Data Bus, D31 - 0, may be used for write and read transfers. D31 on the bus maps to Bit 31 of the internal memory or register, D30 maps to Bit 30, etc. The least significant address bits, A1 - 0, and the Data Transfer Size inputs, SIZ0 - 1, identify which bytes are being accessed.

In Motorola Bus mode (IM = 0), A1 - 0 identify the first byte in the 32 bit field to be transferred, as shown in Table 6. The SIZ0 - 1 inputs indicate the access transfer size, as shown in Table 7.

A1	A0 Byte Addresse	
0	0	Bit 31:24
0	1	Bit 23:16
1	0	Bit 15:8
1	1	Bit 7:0

Table 6 - 32 Bit Motorola Mode Byte Addressing

For example, to transfer all 32 bits in a single access: A1 = 0. A0 = 0, SIZ1 = 0, SIZ0 = 0. To transfer D15 - 8 only: A1 = 1, A0 = 0, SIZ1 = 0, SIZ0 = 1.

SIZ1	SIZ0	Access Transfer Size			
0	0	4 Bytes			
0	1	1 Byte			
1	0	2 Bytes			
1	1	3 Bytes			

Table 7 - 32 Bit Motorola Mode Access Transfer Size

In Intel Bus Mode (IM = 1), A1 - 0, and SIZ1 - 0 form active low byte enable signals, consistent with BE3 - 0 available on the Intel i960 processor, as shown in Table 8.

Pin	Equivalent i960 Signal	Byte Addressed
A1	BE3	Bit 31:24
A0	BE2	Bit 23:16
SIZ1	BE1	Bit 15:8
SIZ0	BE0	Bit 7:0

Table 8 - 32 bit Intel Mode Bus Enable Signals

Byte addressing applies only to write accesses. On read cycles, all 32 bits are output on every access.

#### 10.3 16 Bit Bus Operation

In 16 bit mode (D16B = 1), D15 - 0 are used for data transfers to/from the ZL50073. D31 - 16 are unused and must be connected to a defined logic level. D15 on the bus maps to Bit 31 and Bit 15 of the internal 32 bit memory or register, D14 maps to Bit 30 and Bit 14, etc.

In 16 bit mode, the least significant address bit, A0, is not used, and must be connected to defined logic level. In this case, address bit A1 and the Data Transfer Size inputs, SIZ1 - 0, identify which bytes are being accessed.

In Motorola Bus Mode (IM = 0), SIZ1 - 0 form active low data strobe signals, consistent with  $\overline{\text{UDS}}$  and  $\overline{\text{LDS}}$  available on the MC68000 and MC68302 processors, as shown in Table 9.

In Intel Bus Mode (IM = 1), SIZ1 - 0 form active low byte enable signals, consistent with  $\overline{BE1}$  and  $\overline{BE0}$  available on the Intel i960 processor, as shown in Table 9.

Pin Name	Motorola Mode MC68000,MC68302 Equivalent Function IM = 0	Intel Mode i960 Equivalent Function IM = 1	Data Bus Bytes Enabled
SIZ1	UDS	BE1	D15-8
SIZ0	LDS	BE0	D7-0

Table 9 - Byte Enable Signals

In both Intel and Motorola modes, the A1 address input is used to identify the word alignment in internal memory.

A1 = 0 Bits 31:16 A1 = 1 Bits 15:0

16-bit word alignments are shown in Table 10. An example of byte addressing is given in Table 11.

Microprocessor 16 bit Data Bus	SIZ1	SIZ0	<b>A</b> 1	Internal 32-bit Memory or Register
D15 - 8	0	1	0	Bits 31:24
	0	1	1	Bits 15:8
D7 - 0	1	0	0	Bits 23:16
	1	0	1	Bits 7:0
D15 - 0	0	0	0	Bits 31:16
	0	0	1	Bits 15:0
	1	1	X <sup>1</sup>	No access

**Table 10 - 16 Bit Mode Word Alignment** 

1. X - Don't Care

Address (Hex)	Register Description	Register Byte	A18 - 0 (binary)	SIZ1	SIZ0	Comments
40200 or 40201	Group Control Register (Group 0)	Bits 23:16	100 0000 0010 0000 000X <sup>†</sup>	1	0	8 bit transfer
40282 or 40283	Input Clock Control Register	Bits 15:8	100 0000 0010 1000 001X <sup>†</sup>	0	1	8 bit transfer
40286 or 40287	Output Clock Control Register	Bits 15:0	100 0000 0010 1000 011X <sup>†</sup>	0	0	16 bit transfer
40284 or 40285	Output Clock Control Register	Bits 31:16	100 0000 0010 1000 010X <sup>†</sup>	0	0	16 bit transfer

Table 11 - 16 Bit Mode Example Byte Address

#### 10.4 Bus Operation

#### 10.4.1 Read Cycle

The operation of a read cycle is illustrated in Figure 10.

- The microprocessor asserts the R/W control signal high, to signal a read cycle. It also drives the address A, transfer size, SIZ1 0, and chip select logic drives the CS signal active low to select the ZL50073
- The microprocessor then drives the  $\overline{DS}$  signal active low, to signal the start of the bus cycle. The  $\overline{DS}$  signal is held low for the duration of the bus cycle
- WAIT is asserted active low
- The ZL50073 accesses the requested memory or register location(s), and places the requested data onto
  the data bus, D31 0 (D15 0 in 16 bit Mode). All data bus pins are driven, whether or not they are being
  used for the specific data transfer. Unused pins will present unknown data. If the address is to an unused
  area of the memory space, unknown data is presented on the data bus
- The ZL50073 then de-asserts WAIT, and asserts either DTA or BERR, depending on the validity of the data transfer
- When the microprocessor observes the active low state of the DTA or the BERR signal or the low to high transition of the WAIT signal, it terminates the bus cycle by driving the DS pin inactive high
- When the ZL50073 sees the  $\overline{\text{DS}}$  signal go inactive high, it removes the assertions on the  $\overline{\text{DTA}}$  or  $\overline{\text{BERR}}$  signals by driving them inactive high
- When the ZL50<u>073</u> sees the CS signal go inactive high, it tri-states the data bus, D31 <u>0</u> (<u>D</u>15 0 in 16 bit Mode) and the <u>DTA</u>, <u>BERR</u> and <u>WAIT</u> signals. However, if CS goes inactive high before DS goes inactive high, the <u>DTA</u>, <u>BERR</u> and <u>WAIT</u> signals are driven inactive high before they are tri-stated
- In Intel mode, DTA is always driven to signal the end of a bus cycle, regardless of BERR

<sup>†</sup> Don't Care. A0 is not used.




Figure 10 - Read Cycle Operation

#### 10.4.2 Write Cycle

The operation of the write cycle is illustrated in Figure 11.

- The microprocessor asserts the R/W control signal low, to signal a write cycle. It also drives the address A, data transfer size, SIZ1 0, and chip select logic drives the CS signal active low to select the ZL50073
- The microprocessor then drives the data bus, D31 0 (D15 0 in 16 bit Mode) with the data to be written, and then drives the DS signal active low, to signal the start of the bus cycle. The DS signal is held low for the duration of the bus cycle
- WAIT is asserted active low
- The ZL50073 transfers the data presented on the data bus pins into the indicated memory or register location(s). If the address is to an unused area of the memory space, or to the data memory, no data is transferred. The microprocessor port cannot write to the Data Memory
- The ZL50073 then de-asserts WAIT, and asserts either DTA or BERR, depending on the validity of the data transfer
- When the microprocessor observes the active low state of the DTA or the BERR signal or the low-to-high transition of the WAIT signal, it terminates the bus cycle by driving the DS pin inactive high
- When the ZL50073 sees the DS signal go inactive high, it removes the assertions on the DTA or BERR signals by driving them inactive high
- When the ZL50073 sees the CS signal go inactive high, it tri-states the DTA, BERR and WAIT signals.
  However, if CS goes inactive high before DS goes inactive high, the DTA, BERR and WAIT signals are driven inactive high before they are tri-stated
- In Intel mode, DTA is always driven to signal the end of a bus cycle, regardless of BERR




Figure 11 - Write Cycle Operation

#### 11.0 Power-up and Initialization of the ZL50073

#### 11.1 Device Reset and Initialization

The PWR pin is used to reset the ZL50073. When this pin is low, the following functions are performed:

- Asynchronously puts the microprocessor port in a reset state
- Tristates all of the output streams (SToA0 31, SToB0 31, SToC0 31 and SToD0 31)
- Preloads all of the registers with their default values (refer to the individual registers for default values)
- · Clears all internal counters

#### 11.2 Power Supply Sequencing

The ZL50073 has two separate power supplies:  $V_{DD\_IO}$  (3.3 V) and  $V_{DD\_CORE}$  (1.8 V). The recommended power-up sequence is for  $V_{DD\_IO}$  to be applied first, followed by the  $V_{DD\_CORE}$  supply.  $V_{DD\_CORE}$  should not lead  $V_{DD\_IO}$  supply by more than 0.3 V. Both supplies may be powered-down simultaneously.

#### 11.3 Initialization

Upon power up, the ZL50073 should be initialized as follows:

- Assert PWR to low immediately after power is applied
- Set the TRST pin low to disable the JTAG TAP controller
- Deassert the PWR pin
- Apply the Master Clock Input (CKi0) and Master Frame Pulse Input (FPi0) to the values defined by the CK SEL1 - 0 pins
- Set the ODE pin low to disable the output streams

**Note:** After the  $\overline{PWR}$  reset is removed, and on the application of a suitable master clock input, it takes approximately 1 ms for the internal initialization to complete.

- Automatic block initialization of the Connection Memory to all zeros occurs, without microprocessor intervention
- All Group Control Registers are preset to 000C000C hex, corresponding to rates of 65 Mbps, no link inversions, no fractional output bit advancements, internal clock source, and no input sample point delays
- The Input Clock Control Register is preset to 0DB hex, corresponding to:
  - All clock inputs set to negative logic sense
  - All frame pulse inputs set to negative logic sense
  - All input frame pulses set to ST-BUS timing
- The Output Clock Control Register is pre-set to 060D1C3C hex, corresponding to:
  - All clock outputs set to negative logic sense
  - All frame pulse outputs set to negative logic sense
  - All output frame pulses set to ST-BUS timing
  - All output clock source selections to internal
  - Clock outputs, CKo0 3 are preset to rates of 65 MHz, 32 MHz, 16 MHz and 8 MHz, respectively

**Note**: If the master clock input,  $\overline{\text{CKi0}}$ , is not available, the microprocessor port will assert  $\overline{\text{BERR}}$  on all accesses and read cycles.

#### 12.0 IEEE 1149.1 Test Access Port

The JTAG test port is implemented to meet the mandatory requirements of the IEEE 1149.1 (JTAG) standard. The operation of the boundary-scan circuity is controlled by an external Test Access Port (TAP) Controller.

The ZL50073 uses the public instructions defined in IEEE 1149.1, with the provision of a 16-bit Instruction Register, and three scannable Test Data Registers: Boundary Scan Register, Bypass Register and Device Identification Register.

#### 12.1 Test Access Port (TAP)

The Test Access Port (TAP) accesses the ZL50073 test functions. The interface consists of 4 input and 1 output signal, as follows:

- Test Clock (TCK) TCK provides the clock for the test logic. The TCK does not interfere with any on-chip
  clock and thus remains independent in the functional mode. The TCK permits shifting of test data into or out
  of the Boundary-Scan register cells concurrently with the operation of the device and without interfering with
  the on-chip logic.
- Test Mode Select (TMS) The TAP Controller uses the logic signals received at the TMS input to control
  test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally
  pulled to V<sub>DD IO</sub> when it is not driven from an external source.
- Test Data Input (TDi) Serial input data applied to this port is fed either into the instruction register or into a
  test data register, depending on the sequence previously applied to the TMS input. Both registers are
  described in a subsequent section. The received input data is sampled at the rising edge of TCK pulses.
  This pin is internally pulled to V<sub>DD IO</sub> when it is not driven from an external source.
- **Test Data Output (TDo)** Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or data register are serially shifted out towards the TDo. The data out of the TDo is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDo driver is set to a high impedance state.

• Test Reset (TRST) - Resets the JTAG scan structure. This pin is internally pulled to V<sub>DD\_IO</sub> when it is not driven from an external source. When JTAG is not in use, this pin must be tied low for normal operation.

<u>The TAP</u> signals are only applied when the ZL50073 is required to be in test mode. When in normal, non-test mode, TRST must be connected low to disable the test logic. The remaining test pins may be left unconnected.

#### 12.2 Instruction Register

The ZL50073 uses the public instructions defined in the IEEE 1149.1 standard. The JTAG interface contains a 16-bit instruction register. Instructions are serially loaded into the instruction register from the TDi when the TAP controller is in its shifted-OR state. These instructions are subsequently decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current and to define the serial test data register path that is used to shift data between TDi and TDo during register scanning.

#### 12.3 Test Data Register

As specified in the IEEE 1149.1 standard, the ZL50073 JTAG Interface contains three test data registers:

- **The Boundary-Scan Register** The Boundary-Scan register consists of a series of Boundary-Scan cells arranged to form a scan path around the boundary of the ZL50073 core logic.
- The Bypass Register The Bypass register is a single stage shift register that provides a 1-bit path from TDi to TDo.
- The Device Identification Register The JTAG device ID for the ZL50073 is C39914B<sub>H</sub>

Version	<31:28>	0000
Part Number	<27:12>	1100 0011 1001 1001
Manufacturer ID	<11:1>	0001 0100 101
LSB	<0>	1

#### 12.4 Boundary Scan Description Language (BSDL)

A Boundary Scan Description Language (BSDL) file is available from Zarlink Semiconductor to aid in the use of the IEEE-1149.1 test interface.

#### 13.0 Memory Map of ZL50073

The memory map for the ZL50073 is given in Table 12.

Address (Hex)	Description
00000 - 1FFFF	Connection Memory
20000 - 27FFF	Connection Memory LSB
28000 - 2FFFF	Data Memory: Read only; Bus error on write (BERR)
30000 - 37FFF	Input BER Enable Control Memory
38000 - 3FFFF	Invalid Address. Access causes Bus error (BERR)
40000 - 401FF	BER Counters
40200 - 4027F	Group Control Registers
40280 - 40283	Input Clock Control Register
40284 - 40287	Output Clock Control Register

Table 12 - Memory Map

Address (Hex)	Description
40288 - 4028B	Block Init Register
4028C - 4028F	Block Init Enable
40290- 7FFFF	Invalid Address. Access causes Bus error (BERR)

**Table 12 - Memory Map (continued)** 

#### 14.0 Detailed Memory and Register Descriptions

This section describes all the memories and registers that are used in this device.

#### 14.1 Connection Memory

Address range 00000 - 1FFFF hex.

On power-up, all Connection Memory locations are initialized automatically to 00000000 hex, using the Block Initialization feature, as described in Section 14.7 and Section 14.8.

The 32 bit Connection Memory has 32,768 locations. Each 32 bit long-word is used to program the desired source data and any other per-channel characteristics of one output time-slot.

The memory map for the Connection Memory is sub-divided into 32 blocks, each corresponding to one of the possible 32 output stream group numbers. The address ranges for these blocks are illustrated in Table 13.

Output Group	Start Address (Hex)	Address Range (Hex)	Output Group	Start Address (Hex)	Address Range (Hex)
0	000000	000000 - 000FFF	16	010000	010000 - 010FFF
1	001000	001000 - 001FFF	17	011000	011000 - 011FFF
2	002000	002000 - 002FFF	18	012000	012000 - 012FFF
3	003000	003000 - 003FFF	19	013000	013000 - 013FFF
4	004000	004000 - 004FFF	20	014000	014000 - 014FFF
5	005000	005000 - 005FFF	21	015000	015000 - 015FFF
6	006000	006000 - 006FFF	22	016000	016000 - 016FFF
7	007000	007000 - 007FFF	23	017000	017000 - 017FFF
8	008000	008000 - 008FFF	24	018000	018000 - 018FFF
9	009000	009000 - 009FFF	25	019000	019000 - 019FFF
10	00A000	00A000 - 00AFFF	26	01A000	01A000 - 01AFFF
11	00B000	00B000 - 00BFFF	27	01B000	01B000 - 01BFFF
12	00C000	00C000 - 00CFFF	28	01C000	01C000 - 01CFFF
13	00D000	00D000 - 00DFFF	29	01D000	01D000 - 01DFFF
14	00E000	00E000 - 00EFFF	30	01E000	01E000 - 01EFFF
15	00F000	00F000 - 00FFFF	31	01F000	01F000 - 01FFFF

**Table 13 - Connection Memory Group Address Mapping** 

The mapping of each output stream, SToAn, SToBn, SToCn and SToDn, depends on the programmed bit rate. The address offset range for each stream is illustrated in Table 14.

Output Group Data Rate	Timeslot Range	Output Stream	Stream Address Offset Range (Hex)
65 Mbps	0 - 1023	SToA <i>n</i>	00000 - 00FFF
		SToBn, Cn, Dn	N/A
32 Mbps	0 - 511	SToA <i>n</i>	00000 - 007FF
		SToB <i>n</i>	00800 - 00FFF
		SToCn, Dn	N/A
16 Mbps	0 - 255	SToA <i>n</i>	00000 - 003FF
		SToB <i>n</i>	00400 - 007FF
		SToC <i>n</i>	00800 - 00BFF
		SToD <i>n</i>	00C00 - 00FFF
8 Mbps	0 - 127	SToA <i>n</i>	00000 - 001FF
		SToB <i>n</i>	00200 - 003FF
		SToC <i>n</i>	00400 - 005FF
		SToD <i>n</i>	00600 - 007FF
	N/A	BERR	00800 - 00FFF

**Table 14 - Connection Memory Stream Address Offset at Various Output Rates** 

The address range for a particular stream is given by adding the group start address, as indicated in Table 13, to the appropriate stream offset range, as indicated in Table 14. For example, the Connection Memory address range for SToB12 operating at 32 Mbps is 00C800-00CFFF; the Connection Memory address range for SToC4 operating at 8 Mbps is 004400-0045FF.

Each output channel timeslot occupies a range of 4 addresses in the Connection Memories. The timeslot address offset is illustrated in Table 15. It shows the maximum number of timeslots that a stream can have, but the actual number of timeslots available depends on the output data rates, as illustrated in Table 1 and Table 14.

	Timeslot											
SToA <i>n</i>	SToB <i>n</i>	SToC <i>n</i>	SToD <i>n</i>	Offset hex								
0	0	0	0	000								
1	1	1	1	004								
2	2	2	2	008								
-	-	-	-	-								
126	126	126	126	1F8								
127	127	127	127	1FC								
128	128	128	128	200								
129	129	129	129	204								
-	-	-	-	-								
254	254	254	254	3F8								
255	255	255	255	3FC								

**Table 15 - Connection Memory Timeslot Address Offset Range** 

	Timeslot												
SToA <i>n</i>	SToB <i>n</i>	SToC <i>n</i>	SToD <i>n</i>	Offset hex									
256	256			400									
257	257			404									
-	-	-	-	-									
510	510			7F8									
511	511			7FC									
512				800									
513				804									
-				-									
1021				FF4									
1022				FF8									
1023				FFC									

Table 15 - Connection Memory Timeslot Address Offset Range (continued)

## 14.1.1 Connection Memory Bit Functions

The bit functions of the connection memory are illustrated in Table 16.

		ad/Write A : 0000 <sub>H</sub>	ddress: (	000000 <sub>H</sub>	I										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PCF 2	PCF 1	PCF 0	√/D	ICL 1	ICL 0	OCL 1	OCL 0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	GP 4	GP 3	GP 2	GP 1	GP 0	STCH 9	STCH 8	STCH 7	STCH 6	STCH 5	STCH 4	STCH 3	STCH 2	STCH 1	STCH 0

Bit	Name	Description								
31 - 29	PCF2 - 0	Per Channel Fu	Channel Function							
		PCF2 - 0	Function	Description						
		000	ОТ	Output is tri-stated						
		001	FH	Output drives high always						
		010	MSG	Output is in message mode						
		011	VAR	Variable delay connection mode						
		100	CD	Constant delay connection mode						
		101	PRBS	PRBS Generator						
		110	OT	Output is tri-stated						
		111	ОТ	Output is tri-stated						

Table 16 - Connection Memory Bits (CMB)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
PCF 2	PCF 1	PCF 0	√/D	ICL 1	ICL 0	OCL 1	OCL 0	0	0	0	0	0	0	0	0	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	GP 4	GP 3	GP 2	GP 1	GP 0	STCH 9	STCH 8	STCH 7	STCH 6	STCH 5	STCH 4	STCH 3	STCH 2	STCH 1	STCH 0	
Bit		Name		Description												
28		∇/D	Whe	en this	bit is	low, the	e corres e corres									
27 - 2	:6	ICL1 - 0	Inpi	Input Coding Law Input Coding Law										ר		
				IC	L1 - 0										-	
								Voice (V		0)	F		(V/D bit	= 1)		
					00			CITT.ITU					Code			
					01			CITT.ITL	•				ABI			
						10			A-Law w. .aw w/o					rted ABI s Inverte		-
							μ-∟	aw w/o	viay. IIIv			All DI	Sinvente	u	J	
25 - 2	4 (	OCL1 - 0	Out	put C	oding	Law										
									Outp	out Codi	ng Law				7	
				00	CL1 - 0		For '	Voice (V	/D bit = (	0)	F	or Data	(V/D bit	= 1)		
					00		C	CITT.ITU	A-Law			No	Code		1	
					01		C	CITT.ITL	μ-Law				ABI		1	
		10			A-Law w/o ABI					Inverted ABI			1			
					11		μ-L	.aw w/o	Mag. Inv	1		All Bit	s Inverte	d		
23 - 1	5	Unused	Res	erved	I. In no	rmal fu	nctiona	l mode.	these b	oits MU	ST be s	set to ze	ero.			
			1					,								

Table 16 - Connection Memory Bits (CMB) (continued)

		ad/Write A	ddress: (	000000 <sub>H</sub>	l										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PCF 2	PCF 1	PCF 0	√/D	ICL 1	ICL 0	OCL 1	OCL 0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	GP 4	GP 3	GP 2	GP 1	GP 0	STCH 9	STCH 8	STCH 7	STCH 6	STCH 5	STCH 4	STCH 3	STCH 2	STCH 1	STCH 0

Bit	Name	Description
9 - 0	STCH 9-0	Source Stream and Channel Selection / Message Mode Data In connection mode (constant/variable delay), these bits define the input/source stream and channel number, depending on the data rate. For 65.536 Mbps, bits 9 - 0 select the input channel (0 - 1023). For 32.768 Mbps, bits 9 - 1 select the input channel (0 - 511). Bit 0 selects stream STiA (0) or STiB (1). For 16.869 Mbps, bits 9 - 2 select the input channel (0 - 255). Bits 1 - 0 select stream STiA (00), STiB (01), STiC (10), or STiD (11). For 8.192 Mbps, bits 9 - 3 select the input channel (0 - 127). Bit 2 MUST be set to 0. Bits 1 - 0 select stream STiA (00), STiB (01), STiC (10), or STiD (11). In message mode, bits 7 - 0 define the output data. The data is output sequentially with bit 7 being output first. Bits 9 - 8 are not used.

Table 16 - Connection Memory Bits (CMB) (continued)

#### 14.1.2 Connection Memory LSB

The Connection Memory Least Significant Byte field is provided to give a convenient alternative way to modify the output data for a stream in message mode. In this memory address range, all of the connection memory least significant bytes (bits 7 - 0) are available for read/write in consecutive address locations. This feature is provided for programming convenience. It can allow higher programming bandwidth on message mode streams. For example, one longword access to this memory space can read or set the message bytes in four consecutive connection memory locations. Access to this memory space is big-endian, with the most significant bytes on the data bus accessing the lower address of the connection memory. For example, for 32-bit data bus, to access the Connection Memory LSB associated with channels 3 - 0 on a particular stream, the data bus D31 - 24 carry data for channel 0, D23 - 16 carry data for channel 1, D15 - 8 carry data for channel 2, and D7 - 0 carry data for channel 3. Addressing into each of the streams is illustrated in Table 17.

Output Group	Start Address (Hex)	Address Range (Hex)	Output Group	Start Address (Hex)	Address Range (Hex)
0	020000	020000 - 0203FF	16	024000	024000 - 0243FF
1	020400	020400 - 0207FF	17	024400	024400 - 0247FF
2	020800	020800 - 020BFF	18	024800	024800 - 024BFF
3	020C00	020C00 - 020FFF	19	024C00	024C00 - 024FFF
4	021000	021000 - 0213FF	20	025000	025000 - 0253FF
5	021400	021400 - 0217FF	21	025400	025400 - 0257FF

Table 17 - Connection Memory LSB Group Address Mapping

Output Group	Start Address (Hex)	Address Range (Hex)	Output Group	Start Address (Hex)	Address Range (Hex)
6	021800	021800 - 021BFF	22	025800	025800 - 025BFF
7	021C00	021C00 - 021FFF	23	025C00	025C00 - 025FFF
8	022000	022000 - 0223FF	24	026000	026000 - 0263FF
9	022400	022400 - 0227FF	25	026400	026400 - 0267FF
10	022800	022800 - 022BFF	26	026800	026800 - 026BFF
11	022C00	022C00 - 022FFF	27	026C00	026C00 - 026FFF
12	023000	023000 - 0233FF	28	027000	027000 - 0273FF
13	023400	023400 - 0237FF	29	027400	027400 - 0277FF
14	023800	023800 - 023BFF	30	027800	027800 - 027BFF
15	023C00	023C00 - 023FFF	31	027C00	027C00 - 027FFF

Table 17 - Connection Memory LSB Group Address Mapping (continued)

Output Group Data Rate	Timeslot Range	Output Stream	Stream Address Offset Range (Hex)
65 Mbps	0 - 1023	SToA <i>n</i>	00000 - 003FF
		SToBn, Cn, Dn	N/A
32 Mbps	0 - 511	SToA <i>n</i>	00000 - 001FF
		SToB <i>n</i>	00200 - 003FF
		SToCn, Dn	N/A
16 Mbps	0 - 255	SToA <i>n</i>	00000 - 000FF
		SToB <i>n</i>	00100 - 001FF
		SToC <i>n</i>	00200 - 002FF
		SToD <i>n</i>	00300 - 003FF
8 Mbps	0 - 127	SToA <i>n</i>	00000 - 0007F
		SToB <i>n</i>	00080 - 000FF
		SToC <i>n</i>	00100 - 0017F
		SToD <i>n</i>	00180 - 001FF
	N/A	BERR	00200 - 003FF

Table 18 - Connection Memory LSB Stream Address Offset at Various Output Rates

Within each stream group, the mapping of each of the actual output streams, SToAn, SToBn, SToCn and SToDn, depends on the output rate programmed into the Group Control Registers. The address offsets to these control areas for each of the output streams are illustrated in Table 18.

#### 14.2 Data Memory

The data memory field is a read only address range used to monitor the data being received by the input streams. Addressing into each of the streams is illustrated in Table 19.

Input Group	Start Address (Hex)	Address Range (Hex)	Input Group	Start Address (Hex)	Address Range (Hex)
0	028000	028000 - 0283FF	16	02C000	02C000 - 02C3FF
1	028400	028400 - 0287FF	17	02C400	02C400 - 02C7FF
2	028800	028800 - 028BFF	18	02C800	02C800 - 02CBFF
3	028C00	028C00 - 028FFF	19	02CC00	02CC00 - 02CFFF
4	029000	029000 - 0293FF	20	02D000	02D000 - 02D3FF
5	029400	029400 - 0297FF	21	02D400	02D400 - 02D7FF
6	029800	029800 - 029BFF	22	02D800	02D800 - 02DBFF
7	029C00	029C00 - 029FFF	23	02DC00	02DC00 - 02DFFF
8	02A000	02A000 - 02A3FF	24	02E000	02E000 - 02E3FF
9	02A400	02A400 - 02A7FF	25	02E400	02E400 - 02E7FF
10	02A800	02A800 - 02ABFF	26	02E800	02E800 - 02EBFF
11	02AC00	02AC00 - 02AFFF	27	02EC00	02EC00 - 02EFFF
12	02B000	02B000 - 02B3FF	28	02F000	02F000 - 02F3FF
13	02B400	02B400 - 02B7FF	29	02F400	02F400 - 02F7FF
14	02B800	02B800 - 02BBFF	30	02F800	02F800 - 02FBFF
15	02BC00	02BC00 - 02BFFF	31	02FC00	02FC00 - 02FFFF

Table 19 - Data Memory Group Address Mapping

Within each stream group, the mapping of each of the actual input streams, STiAn, STiBn, STiCn and STiDn, depends on the input rate programmed into the Group Control Registers. The address offsets to these data areas for each of the input streams are illustrated in Table 20.

Input Group Data Rate	Time-slot Range	Input Streams	Address Offset Range (Hex)
65 Mbps	0 - 1023	STiA <i>n</i>	00000 - 003FF
		STiBn, Cn, Dn	N/A
32 Mbps	0 - 511	STiA <i>n</i>	00000 - 001FF
		STiB <i>n</i>	00200 - 003FF
		STiCn, Dn	N/A
16 Mbps	0 - 255	STiA <i>n</i>	00000 - 000FF
		STiB <i>n</i>	00100 - 001FF
		STiC <i>n</i>	00200 - 002FF
		STiD <i>n</i>	00300 - 003FF

Table 20 - Data Memory Stream Address Offset at Various Output Rates

Input Group Data Rate	Time-slot Range	Input Streams	Address Offset Range (Hex)
8 Mbps	0 - 127	STiA <i>n</i>	00000 - 0007F
		STiB <i>n</i>	00080 - 000FF
		STiC <i>n</i>	00100 - 0017F
		STiD <i>n</i>	00180 - 001FF
	N/A	BERR	00200 - 003FF

Table 20 - Data Memory Stream Address Offset at Various Output Rates (continued)

The address ranges for the data memory portion corresponding to each of the actual input streams, STiAn, STiBn, STiCn and STiDn, for any particular input group number is calculated by adding the Start Address for the particular group, as indicated in Table 19, to the appropriate Address Offset Range, as indicated in Table 20. The time-slots map linearly into the appropriate address offset range. (i.e. timeslots 0, 1, 2, ... map into addresses 00000, 00001, 00002, ...)

The entire data memory is a read only structure. Any write attempts will result in a bus error. **BERR** is driven active low to terminate the bus cycle.

#### 14.3 BER Control Memory and Error Counters

#### 14.3.1 Input BER Enable Control Memory

The BER Enable Control Memory (IBERECM) is a read/write memory block. Each memory location is used to control the BER counter of one incoming timeslot. Addressing into each of the streams is illustrated in Table 21.

Input Group	Start Address (Hex)	Address Range (Hex)	Input Group	Start Address (Hex)	Address Range (Hex)
0	030000	030000 - 0303FF	16	034000	034000 - 0343FF
1	030400	030400 - 0307FF	17	034400	034400 - 0347FF
2	030800	030800 - 030BFF	18	034800	034800 - 034BFF
3	030C00	030C00 - 030FFF	19	034C00	034C00 - 034FFF
4	031000	031000 - 0313FF	20	035000	035000 - 0353FF
5	031400	031400 - 0317FF	21	035400	035400 - 0357FF
6	031800	031800 - 031BFF	22	035800	035800 - 035BFF
7	031C00	031C00 - 031FFF	23	035C00	035C00 - 035FFF
8	032000	032000 - 0323FF	24	036000	036000 - 0363FF
9	032400	032400 - 0327FF	25	036400	036400 - 0367FF
10	032800	032800 - 032BFF	26	036800	036800 - 036BFF
11	032C00	032C00 - 032FFF	27	036C00	036C00 - 036FFF
12	033000	033000 - 0333FF	28	037000	037000 - 0373FF
13	033400	033400 - 0337FF	29	037400	037400 - 0377FF
14	033800	033800 - 033BFF	30	037800	037800 - 037BFF
15	033C00	033C00 - 033FFF	31	037C00	037C00 - 037FFF

Table 21 - BER Enable Control Memory Group Address Mapping

Each byte location of the BER Enable Memory contains one read/write BER counter enable (BCE) bit, mapped into the D0 location. If the BCE bit is set, then the BER counter for the corresponding stream and timeslot is enabled for the duration of that timeslot. If the BCE bit is cleared the counter is disabled.

Input Group Data Rate	Time-slot Range	Input Streams	Address Offset Range (Hex)
65 Mbps	0 - 1023	STiA <i>n</i>	00000 - 003FF
		STiBn, Cn, Dn	N/A
32 Mbps	0 - 511	STiA <i>n</i>	00000 - 001FF
		STiB <i>n</i>	00200 - 003FF
		STiCn, Dn	N/A
16 Mbps	0 - 255	STiA <i>n</i>	00000 - 000FF
		STiB <i>n</i>	00100 - 001FF
		STiC <i>n</i>	00200 - 002FF
		STiD <i>n</i>	00300 - 003FF
8 Mbps	0 - 127	STiA <i>n</i>	00000 - 0007F
		STiB <i>n</i>	00080 - 000FF
		STiC <i>n</i>	00100 - 0017F
		STiD <i>n</i>	00180 - 001FF
	N/A	BERR	00200 - 003FF

Table 22 - BER Enable Control Memory Stream Address Offset at Various Output Rates

#### 14.3.2 BER Counters

There are a total of 128 Bit Error Counters, corresponding to the 128 serial input streams. Each count value is 32 bits wide, but only the least significant 16 bits are used. The most significant 16 bits of the bit error counters will always read back zero. A write operation to any byte of the counter, including the 16 most significant bits, will clear that counter.

Each bit error counter contains the number of single bit errors detected on the corresponding stream, since the counter was last cleared. If the number of bit errors detected exceeds 65535 (decimal), the counter will hold that value until it is cleared.

BER Input Group	BER Input Stream	Start Address (Hex)	End Address (Hex)
0	STiA0	40000	40003
	STiB0	40080	40083
	STiC0	40100	40103
	STiD0	40180	40183
1	STiA1	40004	40007
	STiB1	40084	40087
	STiC1	40104	40107
	STiD1	40184	40187
2	STiA2	40008	4000B
	STiB2	40088	4008B
	STiC2	40108	4010B
	STiD2	40188	4018B
		•	•
24	CT: A 2.4	40070	40075
31	STiA31	4007C	4007F
	STiB31	400FC	400FF
	STiC31	4017C	4017F
	STiD31	401FC	401FF

Table 23 - BER Counter Group and Stream Address Mapping

#### 14.4 Group Control Registers

The ZL50073 addresses the issues of a simple programming model and automatic stream configuration by defining a basic switching bit rate of 65.536 Mbps and by grouping the I/O streams. Each TDM I/O group contains 4 input and 4 output streams. The 4 input streams in the same group have identical input characteristics, and similarly, the 4 output streams in the same group have identical output characteristics. However, input and output streams in the same group can have different input and output operation characteristics.

The Group Control Registers are provided for setting the operating characteristics of the TDM input and output streams. All of the Group Control Registers are mapped long-word aligned on 32 bit boundaries in the memory space. Each of the 32 registers is used to control one group. The mapping of the Group Control Registers to the I/O group numbers is illustrated in Table 24. The bit functions of each of the Group Control Registers are illustrated in Table 25.

TDM Group	Group Control Register Address (Hex)
0	40200 - 40203
1	40204 - 40207
2	40208 - 4020B

**Table 24 - Group Control Register Addressing** 

TDM Group	Group Control Register Address (Hex)
3	4020C - 4020F
:	:
:	:
29	40274 - 40277
30	40278 - 4027B
31	4027C - 4027F

Table 24 - Group Control Register Addressing

		Read/Wr ue: 000			40200 <sub>H</sub>	- 4027F	Н								
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	OSI	OSBA 1	OSBA 0	OSBR 1	OSBR 0	OSSRC 1	OSSRC 0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0         ISI         ISPD         ISPD         ISPD         ISPD         ISPD         ISPD         ISBR         ISBR         ISSRC         ISSRC           4         3         2         1         0         1         0         1         0									
<b>Bi</b> :			ame used		Reser	ved. lı	n norma	ıl functio	nal mod	Descr le, thes	-	<b>MUST</b> b	e set to	zero.	
22		(	OSI		For no	ormal c	am Inverperation output	ert n, this bi stream,	t is set l set this	ow. bit high	۱.				
21 -	20	OSE	BA1 - (	)	Outpu	ıt Stre	am Bit	Advanc	ement						
					C	SBA1	- 0		Non-65	Mbps			65	Mbps	
						00			0 n	ıs				0 ns	
						01			7.6	ns			3	3.8 ns	
						10			15.2	ns			7	'.6 ns	
						11			22.8	ns			1	1.4 ns	

**Table 25 - Group Control Register** 

		Read/Wr lue: 000			40200 <sub>H</sub>	- 4027F	Н								
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	OSI	OSBA 1	OSBA 0	OSBR 1	OSBR 0	OSSRC 1	OSSRC 0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	ISI	ISPD 4	ISPD 3	ISPD 2	ISPD 1	ISPD 0	ISBR 1	ISBR 0	ISSRC 1	ISSRC 0
Bi	t	Na	ame							Descr	iption				
19 -	18	OSE	8R1 - (	)	Outpu	ıt Stre	am Bi	t Rate							
						Bit Rates Per Group									
						SBR1	- 0	STi/oA		STi/o	рΒ	ST	i/oC	STi	/oD
						00		8.192 Mb	ps	8.192 N	Иbps	8.192	Mbps	8.192	Mbps
						01		16.384 Mk		16.384	•		4 Mbps		Mbps
						10		32.768 Mb		32.768	-		Used		Jsed
						11		65.536 Mb	ops	Not U	sed	Not	Used	Not l	Jsed
					If the i	interna	ıl syste	re tri-state em clock i se, the da	is used						a rates are ce's rate.
17 -	16	OSSI	RC1 -	0	Outpu	ıt Stre	am CI	ock Sour	ce Sel	ect					
					0	SSRC	1 - 0	C	utput Ti	ming So	urce				
						00		Ir	ternal S	System C	Clock				
						01			CKi0	and FPi	0				
						10				and FPi					
						11			CKi2	and FPi	2				
15 -	10	Un	used		Reser	ved. I	n norm	nal functio	nal mo	de, the	se bits I	MUST b	e set to	zero.	
9			ISI		Input Stream Inversion For normal operation, this bit is set low. To invert the input stream, set this bit high.										
8 -	4	ISP	D4 - 0					oint Dela Point is 3/4		st acco	rding to	Figure	5 on pa	ge 20.	

Table 25 - Group Control Register (continued)

Exte Res	ernal F set Val	Read/Wr	rite Addı C000C <sub>H</sub>	ress: 4	.0200 <sub>H</sub>	- 4027F	Н											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
0	0	0	0	0	0	0	0	0	OSI	OSBA 1	OSBA 0	OSBR 1	OSBR 0	OSSRC 1	OSSRC 0			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
0	0	0	0	0	0	ISI	ISP 4	D ISPD 3	ISPD 2	ISPD 1	ISPD 0	ISBR 1	ISBR 0	ISSRC 1	ISSRC 0			
Bi	t	N	ame			Description												
3 -	2	ISB	R1 - 0	R1 - 0 Input Stream Bit Rate														
										Bit	t Rates	Per Gro	up qu					
						SBR1 -	0	STi/oA		STi/o	oB	ST	ī/oC	ST	i/oD			
						00		8.192 Mb	ps	8.192 N	Mbps	8.192	2 Mbps	8.192	Mbps			
						01		16.384 Mb	pps	16.384	Mbps	16.38	4 Mbps	16.384	4 Mbps			
						10		32.768 Mb	pps	32.768	Mbps	Not	Used	Not	Used			
						11		65.536 Mb	ops	Not U	sed	Not	Used	Not	Used			
					If the	interna	l sys	must be co tem clock ise, the da	is used	l as the	clock s				ta rates are ce's rate.			
1 -	0	ISSF	RC1 - (	) I	Input_	Strear	n Clo	ock Source	e Selec	ct								
					I.	SSRC1	- 0	ı	nput Tii	ming Sou	ırce							
						00		Ir	ternal S	System C	Clock							
						01			CKi0	and FPi	0							
						10			CKi1	and FPi	1							
						11			CKi2	and FPi	2							
								1										

**Table 25 - Group Control Register (continued)** 

The Group Control Register is a static control register. Changes to bit settings may disrupt data flow on the selected port for a maximum of 2 frames.

# 14.5 Input Clock Control Register

The Input Clock Control Register is used to select the logic sense of the input clock.

	nal Read t Value:	d/Write A ODB <sub>H</sub>	ddress:	40280 <sub>H</sub>											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	GCI SEL2	FPI POL2	CKI POL2	GCI SEL1	FPI POL1	CKI POL1	GCI SEL0	FPI POL0	CKI POL

Bit	Name	Description
31 - 9	Unused	Reserved. In normal functional mode, these bits MUST be set to zero.
8	GCISEL2	GCI-Bus Selection for FPi2 When this bit is low, FPi2 is set for ST-BUS mode. When this bit is high, FPi2 is set for GCI-Bus mode.
7	FPIPOL2	Frame Pulse Polarity Selection for FPi2 When this bit is low, FPi2 is set for active high. When this bit is high, FPi2 is set for active low.
6	CKIPOL2	Clock Polarity Selection for CKi2 When this bit is low, CKi2 is set for the positive clock edge. When this bit is high, CKi2 is set for the negative clock edge.
5	GCISEL1	GCI-Bus Selection for FPi1 When this bit is low, FPi1 is set for ST-BUS mode. When this bit is high, FPi1 is set for GCI-Bus mode.
4	FPIPOL1	Frame Pulse Polarity Selection for FPi1 When this bit is low, FPi1 is set for active high. When this bit is high, FPi1 is set for active low.
3	CKIPOL1	Clock Polarity Selection for CKi1 When this bit is low, CKi1 is set for the positive clock edge. When this bit is high, CKi1 is set for the negative clock edge.
2	GCISEL0	GCI-Bus Selection for FPi0 When this bit is low, FPi0 is set for ST-BUS mode. When this bit is high, FPi0 is set for GCI-Bus mode.
1	FPIPOL0	Frame Pulse Polarity Selection for FPi0 When this bit is low, FPi0 is set for active high. When this bit is high, FPi0 is set for active low.
0	CKIPOL0	Clock Polarity Selection for CKi0 When this bit is low, CKi0 is set for the positive clock edge. When this bit is high, CKi0 is set for the negative clock edge.

**Table 26 - Input Clock Control Register** 

## 14.6 Output Clock Control Register

The Output Clock Control Register is used to select the desired source, frequency, and logic sense of the output clocks. The bit functions of the Output Clock Control Register are illustrated in Table 27.

		/vvrite Ad 060D1C3		10284 <sub>H</sub>											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	GCO SEL3	FPO POL3	CKO POL3	CKO3 RATE1	CKO3 RATE0	CKO3 SRC1	CKO3 SRC0	GCO SEL2	FPO POL2	CKO POL2	CKO2 RATE1	CKO2 RATE0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CKO2 SRC0	GCO SEL1	FPO POL1	CKO POL1	CKO1 RATE1	CKO1 RATE0	CKO1 SRC1	CKO1 SRC0	GCO SEL0	FPO POL0	CKO POL0	CKO0 RATE1	CKO0 RATE0	CKO0 SRC1	CKO0 SRC0
Bit	N	lame						D	escrip	tion					
31 - 28	Ur	nused	Res	eserved. In normal functional mode, these bits MUST be set to zero.											
27		GCO GEL3	Wh	en this		w, F <u>Po</u>	<u>3</u> is set	for ST-E t for GC							
26		FPO POL3	Wh	en this	bit is lo	w, <mark>FPo</mark>	3 is set	n for FP for activ t for act	e high						
25		CKO POL3	Wh	en this		w, CKo	3 is set	Ko3 for the et for the				e.			
24 - 23	R	KO3 RATE 1 - 0	The	output	clock r	ate ca	n not ex	nd FPo kceed th ock is s	e sele				e. All ra	ates are	e avail-
				CKC	3RATE	1 - 0	(	CKo3			FPo3				
					00		8.1	92 MHz			120 ns	3			
					01		16.3	384 MHz			60 ns				
					10			768 MHz			30 ns				
					11		65.5	536 MHz			15 ns				
22 - 21		KO3 SRC	Out	put Cl	ock So	urce fo	or CKo	and FI	Po3						
		1 - 0		CK	D3SRC1	- 0		Output <sup>-</sup>	Fiming S	Source					
					00			Internal	-						
					01				and Fl						
					10				and F			1			
					11			CKi2	2 and Fl	PI2					

**Table 27 - Output Clock Control Register** 

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	GCO SEL3	FPO POL3	CKO POL3	CKO3 RATE1	CKO3 RATE0	CKO3 SRC1	CKO3 SRC0	GCO SEL2	FPO POL2	CKO POL2	CKO2 RATE1	CKO2 RATE
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKO2 SRC1	CKO2 SRC0	GCO SEL1	FPO POL1	CKO POL1	CKO1 RATE1	CKO1 RATE0	CKO1 SRC1	CKO1 SRC0	GCO SEL0	FPO POL0	CKO POL0	CKO0 RATE1	CKO0 RATE0	CKO0 SRC1	CKO
•	•		1			•						1			
Bit	N	lame						D	escrip	tion					
20		GCO SEL2	Wh	en this		w, FPo	2 is set	for ST-E t for GC							
19		POL2	Wh	en this	bit is lo	w, FPo	2 is set	n for FP for activ t for act	e high						
18		CKO POL2					n for Cl 2 is set	Ko2 for the	positive	e clock	edae.				
			Wh	en this	bit is hi	gh, CK	o2 is se	t for the				Э.			
17 - 16	C	KO2 RATE 1 - 0	Out The	put Cl	ock Ra	te for (	CKo2 a		negat 2 ne sele	cted clo	ck edge	urce rat	te. All ra	ates are	e ava
7 - 16	C	RATE	Out The	put Cle output when	ock Ra	te for ( rate ca ernal sy	CKo2 and not expressed the color of the colo	nd FPo	negat 2 ne sele	cted clo	ck edge	urce rat	te. All ra	ates are	e ava
17 - 16	C	RATE	Out The	put Cle output when	ock Rat t clock r the inte	te for ( rate ca ernal sy	CKo2 and not expressed to the contract of the	nd FPo2 kceed th	negat 2 ne sele	cted clo	ck edge	urce rat	te. All ra	ates are	e ava
7 - 16	C	RATE	Out The	put Cle output when	ock Rate clock returned the interest of the contract of the co	te for ( rate ca ernal sy	CKo2 and not expressed to compare the compare to compare the compare to compare the compar	nd FPo kceed th ock is s	negat 2 ne sele elected	cted clo	ock sou	urce rat	te. All ra	ates are	e ava
l7 - 16	C	RATE	Out The	put Cle output when	ock Rand clock in the interest of the interest	te for ( rate ca ernal sy	CKo2 and not expressed as a contract of the co	et for the nd FPo2 kceed thock is so	negat 2 ne sele elected	cted clo	ock sou ock sou FPo2	urce rat	te. All ra	ates are	e ava
7 - 16	C	RATE	Out The	put Cle output when	ock Raticlock rather interest of the interest	te for ( rate ca ernal sy	EKo2 and not expressed as a second of the control o	et for the nd FPox kceed th ock is s CKo2 92 MHz	negat 2 ne sele elected	cted clo	ock sou FPo2 120 ns	urce rat	te. All r	ates are	e ava
l7 - 16 l5 - 14	C	RATE 1 - 0	Out The able	e output e when	ock Rate clock in the interpolar clock in the interpol	te for (	EKo2 and not expressed as a second se	et for the end FPo2 cceed th ock is second CKo2 92 MHz 884 MHz 768 MHz	negat 2 ne sele elected	cted clo	ck edge  ck sou  FPo2  120 ns  60 ns	urce rat	te. All ra	ates are	e ava
	C	RATE 1 - 0	Out The able	coutput e when CKC	ock Rate clock in the interpolar clock in the interpol	te for Crate carernal sy	EKo2 an n not ex rstem cl 8.1 16.3 32.7 65.5	et for the nd FPox kceed th ock is s CKo2 92 MHz 884 MHz 768 MHz	negat  negat  negat  negat	cted clo	ck edge  ck sou  FPo2  120 ns  60 ns	urce rat	te. All ra	ates are	e ava
	C	RATE 1 - 0 ::KO2 :SRC	Out The able	coutput e when CKC	ock Raticlock rathe interpretation of the in	te for Crate carernal sy	EKo2 an n not ex rstem cl 8.1 16.3 32.7 65.5	et for the nd FPo2 kceed th ock is so CKo2 92 MHz 884 MHz 636 MHz 2 and FI	negat  negat  negat  negat  regat  re	cted clo	ck edge  ck sou  FPo2  120 ns  60 ns	urce rat	te. All r	ates are	e ava
	C	RATE 1 - 0 ::KO2 :SRC	Out The able	coutput e when CKC	ock Rate clock rethe interest on the control of the	te for Crate carernal sy	EKo2 an n not ex rstem cl 8.1 16.3 32.7 65.5	et for the nd FPo2 kceed thock is since CKo2 92 MHz 384 MHz 536 MHz Output Unternal	negat  negat  negat  negat  regat  re	cted clo	ck edge  ck sou  FPo2  120 ns  60 ns	urce rat	te. All r	ates are	e ava
	C	RATE 1 - 0 ::KO2 :SRC	Out The able	coutput e when CKC	ock Rate clock rethe interest on the interest	te for Crate carernal sy	EKo2 an n not ex rstem cl 8.1 16.3 32.7 65.5	et for the nd FPo2 kceed thock is so CKo2 92 MHz 884 MHz 636 MHz Cand FI Output CKic	negat  negat  negat  negat  respectively.	cted clo	ck edge  ck sou  FPo2  120 ns  60 ns	urce rat	te. All r	ates are	e ava

Table 27 - Output Clock Control Register (continued)

Reset '	/alue: 0	ovvrite Ac 160D1C3	C <sub>H</sub>												
31	30	29	28	27	26	25	24	23	22	21	20	19 I	18	17	16
0	0	0	0	GCO SEL3	FPO POL3	CKO POL3	CKO3 RATE1	CKO3 RATE0	CKO3 SRC1	CKO3 SRC0	GCO SEL2	FPO POL2	CKO POL2	CKO2 RATE1	CKO2 RATE
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKO2 SRC1	CKO2 SRC0	GCO SEL1	FPO POL1	CKO POL1	CKO1 RATE1	CKO1 RATE0	CKO1 SRC1	CKO1 SRC0	GCO SEL0	FPO POL0	CKO POL0	CKO0 RATE1	CKO0 RATE0	CKO0 SRC1	CKO SRC
Bit	N	ame						D	escrip	tion					
12		PO POL1	Wh	Frame Pulse Polarity Selection for FPo1 When this bit is low, FPo1 is set for active high. When this bit is high, FPo1 is set for active low.											
11		CKO OL1	Wh	en this	bit is lo	w, CKo		Ko1 for the et for the				Э.			
10 - 9	- C	KO1	( )111	mut Cla	ock Rai	te for (	JKO1 ai	nd FPo	1						
	R	ATE 1 - 0	The	output when	clock r	ate car	n not ex stem cl	ceed the	ne sele		ck sou		te. All ra	ates are	e ava
	R	RATE	The	output when	clock r the inte	ate car	n not ex stem cl	kceed the lock is s	ne sele		ck sou FPo1	rce.	te. All ra	ates are	e ava
	R	RATE	The	output when	clock r the inte 01RATE	ate car	n not ex stem cl	ceed the contract of the contr	ne sele elected		Ck sou FPo1 120 ns	rce.	te. All ra	ates are	e ava
	R	RATE	The	output when	clock r the inte	ate car	n not ex rstem cl	kceed the lock is s	ne sele		ck sou FPo1	rce.	te. All ra	ates are	e ava
	R	RATE	The	output when	clock r the inte 01RATE	ate car	n not existen cl 8.1 16.3 32.7	xceed the contract of the cont	ne sele		FPo1 120 ns 60 ns	rce.	te. All ra	ates are	e ava
	C	ATE 1 - 0	The able	c output e when CKC	clock r the inte 01RATE 00 01 10 11	rate car ernal sy	8.1 16.3 32.7 65.5	CKo1 92 MHz 384 MHz	ne sele elected		FPo1 120 ns 60 ns 30 ns	rce.	te. All ra	ates are	e ava
	C	RATE 1 - 0	The able	coutput e when	clock r the inte 01RATE 00 01 10 11	rate carernal sy	8.1 16.3 32.7 65.5	cceed the lock is second 192 MHz 1984 MHz 1936 MHz 1936 MHz	ne sele elected	d as clo	FPo1 120 ns 60 ns 30 ns	rce.	te. All ra	ates are	e ava
	C	ATE 1 - 0	The able	coutput e when	Olarate Olarat	rate carernal sy	8.1 16.3 32.7 65.5	CKO1  92 MHz  884 MHz  768 MHz  536 MHz	Po1	d as clo	FPo1 120 ns 60 ns 30 ns	rce.	te. All ra	ates are	e ava
	C	ATE 1 - 0	The able	coutput e when	clock rethe interpretation of the interpreta	rate carernal sy	8.1 16.3 32.7 65.5	CKo1 92 MHz 384 MHz 768 MHz 536 MHz Output Internal	Po1	Source	FPo1 120 ns 60 ns 30 ns	rce.	te. All ra	ates are	e ava
	C	ATE 1 - 0	The able	coutput e when	clock rethe interpretation of the interpreta	rate carernal sy	8.1 16.3 32.7 65.5	CKo1  92 MHz 384 MHz 768 MHz 36 MHz Output  Internal	Po1  Timing S  System	Source	FPo1 120 ns 60 ns 30 ns	rce.	te. All ra	ates are	e ava
	C	ATE 1 - 0	The able	coutput e when	00 01 10 11 00 01 10 11 00 01 01 00 01	rate carernal sy	8.1 16.3 32.7 65.5	CKo1  92 MHz 384 MHz 768 MHz 536 MHz Output Internal CKi0	Po1  Timing S  System  and FI	Source Clock Pi0	FPo1 120 ns 60 ns 30 ns	rce.	te. All ra	ates are	e ava
8 - 7	C	ATE 1 - 0	Out  GC: Who	coutput e when CKC	clock rethe interest on the in	urce for Fow, FPo	8.11 16.3 32.7 65.5 <b>POO</b> 0 is set	CKo1  92 MHz 384 MHz 768 MHz 536 MHz Output Internal CKi0	Po1 Fiming S System O and FI 1 and FI 2 and FI	Source Clock Pi0 Pi1 Pi2 ode.	FPo1 120 ns 60 ns 30 ns	rce.	te. All ra	ates are	e ava

Table 27 - Output Clock Control Register (continued)

		/vvrite Ad 060D1C3		10284 <sub>H</sub>											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	GCO SEL3	FPO POL3	CKO POL3	CKO3 RATE1	CKO3 RATE0	CKO3 SRC1	CKO3 SRC0	GCO SEL2	FPO POL2	CKO POL2	CKO2 RATE1	CKO2 RATE0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKO2 SRC1	CKO2 SRC0	GCO SEL1	FPO POL1	CKO POL1	CKO1 RATE1	CKO1 RATE0	CKO1 SRC1	CKO1 SRC0	GCO SEL0	FPO POL0	CKO POL0	CKO0 RATE1	CKO0 RATE0	CKO0 SRC1	CKO0 SRC0
Bit	N	lame						D	escrip	tion					
4		CKO POL0	Wh	en this	bit is lo	w, CKo		Ko0 for the				e.			
3 - 2	F	CKO0 RATE 1 - 0	The	output when	t clock i	rate ca ernal sy	n not ex stem cl	nd FPo ceed th ock is s	ne sele		ck sou	rce.	te. All r	ates are	e avail-
				CKC	00RATE	1 - 0		CKo0			FPo0				
					00			92 MHz			120 ns				
					01			884 MHz			60 ns				
					10 11			768 MHz 536 MHz			30 ns 15 ns				
					- ''			)			10 110				
1 - 0		KO0 SRC	Out	tput Cl	ock So	urce fo	or CKo	and FI	Po0						
		1 - 0		CK	OOSRC1	- 0		Output <sup>-</sup>	Timing S	Source					
					00			Internal	System	Clock		1			
					01			CKi	and Fl	Pi0					
					10			CKi	1 and Fl	Pi1					
					11			CKi2	2 and Fl	Pi2					

Table 27 - Output Clock Control Register (continued)

#### 14.7 Block Init Register

The Block Init Register is a 32 bit read/write register at address 040288 - 04028B<sub>H</sub>.

The Block Init Register is used during block initialization of the connection memory. A block initialization automatically occurs at power-up. However, it is possible to perform a block initialization at any time. During Block Initialization, the value of the Block Init Register is copied to all connection memory locations in an operation that runs in about 120  $\mu$ s. If the Block Init Register is modified during a block initialization, the new value used is ignored.

#### 14.8 Block Init Enable Register

The Block Init Enable Register is a 32 bit read/write register at address 04028C - 04028F<sub>H</sub>.

The Block Init Enable Register is used to initiate a block initialization of the connection memory. A block initialization automatically occurs at power-up. Since the Block Init Register is cleared at power-up this automatic block initialization will write all zeros to all Connection Memory Bits. However, it is possible to perform a block initialization at any time. To begin a block initialization, the hex value 31415926 must be written to the Block Init Enable Register. If a block initialization is signaled while one is in progress, the signal is ignored, and the currently active block initialization is allowed to complete.

The value read back from the Block Init Enable Register is different from the value written. It represents both the block initialization status, and the power-up reset initialization status. The meaning of the initialization status bits is illustrated in Table 28. The bits 31 - 2 always read back 0.

Bit	Name	Description
0	Block Init Status	0 if Block initialization is completed;     1 if Block initialization is in progress
1	Reset Init Status	0 if Reset initialization is completed 1 if Reset initialization is in progress

Table 28 - Block and Power-up Initialization Status Bits

Any access to the connection memory or the data memory during a block initialization or a reset initialization will result in a bus error, BERR. All TDM outputs are tri-stated during any block initialization.

#### 15.0 DC/AC Electrical Characteristics

**Absolute Maximum Ratings**<sup>1</sup> - Voltages are with respect to ground (V<sub>SS</sub>) unless otherwise stated.

	Characteristics	Sym.	Min.	Typ. <sup>2</sup>	Max.	Unit
1	Chip I/O Supply Voltage	V <sub>DD_IO</sub>	-0.5		5.0	V
2	Chip Core Supply Voltage	V <sub>DD_CORE</sub>	-0.5		5.0	V
3	Input Voltage (non-5 V tolerant inputs)	V <sub>I_3V</sub>	-0.5		V <sub>DD_IO</sub> + 0.5	\ \
4	Input Voltage (5 V tolerant inputs)	V <sub>I_5V</sub>	-0.5		7.0	V
5	Continuous Current at digital outputs	Io			15	mA
6	Package power dissipation	P <sub>D</sub>			2.1	W
7	Storage temperature	T <sub>S</sub>	- 55		+125	°C

Note 1: Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

## $\textbf{Recommended Operating Conditions -} \ \ \text{Voltages are with respect to ground ($V_{SS}$) unless otherwise stated.}$

	Characteristics	Sym.	Min.	Typ. <sup>1</sup>	Max.	Unit
1	Operating Temperature	T <sub>OP</sub>	-40	25	+85	°C
2	Positive Supply Core	V <sub>DD_CORE</sub>	1.71	1.8	1.89	V
3	Positive Supply I/O	V <sub>DD_IO</sub>	3.0	3.3	3.6	V
4	Input Voltage (non-5 V tolerant inputs)	V <sub>I_3V</sub>	0		V <sub>DD_IO</sub>	V
5	Input Voltage (5 V tolerant inputs)	V <sub>I_5V</sub>	0		5.5	

Note 1: Typical figures are at 25°C, V<sub>DD\_CORE</sub> at 1.8 V and V<sub>DD\_IO</sub> at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

## **DC Electrical Characteristics -** Voltages are with respect to ground (VSS) unless otherwise stated.

	Characteristics	Sym.	Min.	Typ. <sup>1</sup>	Max.	Unit	Test Conditions
1	Core Supply Current <sup>2</sup>	I <sub>DD_CORE</sub>			500	mA	
2	I/O Supply Current	I <sub>DD_IO</sub>			62	mA	Outputs Unloaded
3	Leakage Current	$I_{DDQ}$		105		μΑ	
4	Dynamic Power Dissipation	$P_{DD}$			1.2	W	Outputs Unloaded
5	Input High Voltage	V <sub>IH</sub>	2.0			<b>V</b>	
6	Input Low Voltage	$V_{IL}$			0.8	<b>V</b>	
7	Input Leakage-input pins <sup>3</sup>	I <sub>IL</sub>			5	μΑ	0≤ <v<sub>I ≤V<sub>DD_IO</sub></v<sub>
8	Input Leakage-bidirectional pins	I <sub>BL</sub>			5	μΑ	0≤ <v<sub>I ≤V<sub>DD_IO</sub></v<sub>
9	Pull-up Current	I <sub>PU</sub>		-33	· · · · · · · · · · · · · · · · · · ·	μΑ	Input at 0 V

Note 2: Typical figures are at 25°C, V<sub>DD\_CORE</sub> at 1.8 V and V<sub>DD\_IO</sub> at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

#### DC Electrical Characteristics - Voltages are with respect to ground (VSS) unless otherwise stated.

	Characteristics	Sym.	Min.	Typ. <sup>1</sup>	Max.	Unit	Test Conditions
10	Pull-down Current	$I_{PD}$		33		μΑ	Input at V <sub>DD_IO</sub>
11	Input Pin Capacitance	C <sub>I</sub>		3		pF	
12	Output High Voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = 8 mA
13	Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 8 mA

Note 1: Typical figures are at 25°C, V<sub>DD\_CORE</sub> at 1.8 V and V<sub>DD\_IO</sub> at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

# AC Electrical Characteristics<sup>1</sup> - Timing Parameter Measurement Voltage Levels - Voltages are with respect to ground (V<sub>SS</sub>) unless otherwise stated.

	Characteristics	Sym.	Level	Unit	Test Conditions
1	CMOS Threshold	V <sub>CT</sub>	0.5 V <sub>DD_IO</sub>	V	
2	Rise/Fall Threshold Voltage High	$V_{HM}$	0.7 V <sub>DD_IO</sub>	V	
3	Rise/Fall Threshold Voltage Low	$V_{LM}$	0.3 V <sub>DD_IO</sub>	V	

<sup>1.</sup> Characteristics are over recommended operating conditions unless otherwise stated.

# AC Electrical Characteristics<sup>1</sup> - FPi0-2 and CKi0-2 Timing

No.	Characteristic (Figure 12)	Sym.	Min.	Typ. <sup>2</sup>	Max.	Units	Notes
1	FPi0-2 Input Frame Pulse Setup	t <sub>FPIS</sub>	3		12	ns	CKi = 65.536 MHz
	Time		3		25	ns	CKi = 32.768 MHz
			3		55	ns	CKi = 16.384 MHz
			3		115	ns	<del>CKi</del> = 8.192 MHz
2	FPi0-2 Input Frame Pulse Hold	t <sub>FPIH</sub>	2		12	ns	<del>CKi</del> = 65.536 MHz
	Time	-	2		25	ns	<del>CKi</del> = 32.768 MHz
			2		55	ns	<del>CKi</del> = 16.384 MHz
			2		115	ns	<del>CKi</del> = 8.192 MHz
3	FPi0-2 Input Frame Pulse width	t <sub>FPIW</sub>	5		24	ns	<del>CKi</del> = 65.536 MHz
			5		50	ns	<del>CKi</del> = 32.768 MHz
			5		110	ns	<del>CKi</del> = 16.384 MHz
			5		230	ns	<del>CKi</del> = 8.192 MHz
4	CKi0-2 Input Clock Period	t <sub>CKIP</sub>	15	15.26	15.5	ns	65.536 MHz
	(average value, does not consider the effects of jitter)		30	30.5	31	ns	32.768 MHz
			60	61.0	62	ns	16.384 MHz
			120	122	124	ns	8.192 MHz

Note 2: StoA = 65 Mbps with random patterns. CKo0 = 65 MHz, CKo1 = 32 MHz.

Note 3: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage (Vin).

# AC Electrical Characteristics<sup>1</sup> - FPi0-2 and CKi0-2 Timing

No.	Characteristic (Figure 12)	Sym.	Min.	Typ. <sup>2</sup>	Max.	Units	Notes
5	CKi Input Clock High Time	t <sub>CKIH</sub>	4			ns	
6	CKi Input Clock Low Time	t <sub>CKIL</sub>	4			ns	
7	CKi Input Clock Rise/Fall Time	t <sub>rCKI</sub> , t <sub>fCKI</sub>	0		6	ns	
8	CKi Input Clock Cycle to Cycle Variation	t <sub>CVC</sub>			2	ns p-p	Standard rating <sup>3</sup> . STi at 65 Mbps
					4	ns p-p	Standard rating <sup>3</sup> . STi at 32 Mbps
					10	ns p-p	Standard rating <sup>3</sup> . STi at 16 Mbps
					20	ns p-p	Standard rating <sup>3</sup> . STi at 8 Mbps
					20% of t <sub>CKIP</sub>	р-р	Extended rating. With alternate clock source <sup>4</sup> or high CKi0 rate <sup>5</sup>

- Note 1: Characteristics are over recommended operating conditions unless otherwise stated.
- Note 2: Typical figures are at 25°C,  $V_{DD\_CORE}$  at 1.8 V and  $V_{DD\_IO}$  at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.
- Note 3: When using internal APLL clock source and the CKi0 frequency is less than or equal to the data rate.
- Note 4: When using input clock source CKi2-0 instead of the internal APLL clock source.
- Note 5: When using internal APLL clock source and the CKi0 frequency is higher than or equal to twice the data rate.




Figure 12 - Frame Pulse Input and Clock Input

# AC Electrical Characteristics<sup>1</sup> - FPi and CKi Skew

No.	Characteristic (Figure 13)	Sym.	Min.	Typ. <sup>2</sup>	Max.	Units	Notes
1	CKi0 to CKi1, 2 Skew	t <sub>CKSK</sub>	-30		+30	ns	C <sub>L</sub> 50 pF Assume no jitter on input clocks

Note 1: Characteristics are over recommended operating conditions unless otherwise stated.

Note 2: Typical figures are at 25°C, V<sub>DD\_CORE</sub> at 1.8 V and V<sub>DD\_IO</sub> at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.




Figure 13 - Frame Skew Timing Diagram

## AC Electrical Characteristics<sup>1</sup> - FPO<sub>0-3</sub> and CKO<sub>0-3</sub> (65.536 MHz) Timing

No.	Characteristic	Sym.	Min.	Typ. <sup>2</sup>	Max.	Units	Notes <sup>3</sup>
1	FPO0-3 Output Frame Pulse Setup Time	t <sub>FPOS</sub>	5.5		9.5	ns	C <sub>L</sub> =30 pF
2	FPO0-3 Output Frame Pulse Hold Time	t <sub>FPOH</sub>	5.5		9.5	ns	C <sub>L</sub> =30 pF
3	CKO0-3 Output Clock Period	t <sub>CKOP</sub>	14.5		15.5	ns	C <sub>L</sub> =30 pF

# AC Electrical Characteristics<sup>1</sup> - FPO<sub>0-3</sub> and CKO<sub>0-3</sub> (32.768 MHz) Timing

No.	Characteristic	Sym.	Min.	Typ. <sup>2</sup>	Max.	Units	Notes <sup>3</sup>
1	FPO0-3 Output Frame Pulse Setup Time	t <sub>FPOS</sub>	14.0		16.5	ns	C <sub>L</sub> =30 pF
2	FPO0-3 Output Frame Pulse Hold Time	t <sub>FPOH</sub>	14.0		16.5	ns	C <sub>L</sub> =30 pF
3	CKO0-3 Output Clock Period	t <sub>CKOP</sub>	30.0		31.0	ns	C <sub>L</sub> =30 pF

# AC Electrical Characteristics $^{1}$ - $\overline{\text{FPO}}_{0-3}$ and $\overline{\text{CKO}}_{0-3}$ (16.384 MHz) Timing

No.	Characteristic	Sym.	Min.	Typ. <sup>2</sup>	Max.	Units	Notes <sup>3</sup>
1	FPO0-3 Output Frame Pulse Setup Time	t <sub>FPOS</sub>	29.0		31.0	ns	C <sub>L</sub> =30 pF
2	FPO0-3 Output Frame Pulse Hold Time	t <sub>FPOH</sub>	29.0		31.0	ns	C <sub>L</sub> =30 pF
3	CKO0-3 Output Clock Period	t <sub>CKOP</sub>	60.5		61.5	ns	C <sub>L</sub> =30 pF

# AC Electrical Characteristics $^{1}$ - $\overline{\text{FPO}}_{0\text{--}3}$ and $\overline{\text{CKO}}_{0\text{--}3}$ (8.192 MHz) Timing

No.	Characteristic	Sym.	Min.	Typ. <sup>2</sup>	Max.	Units	Notes <sup>3</sup>
1	FPO0-3 Output Frame Pulse Setup Time	t <sub>FPOS</sub>	60.0		62.0	ns	C <sub>L</sub> =30 pF
2	FPO0-3 Output Frame Pulse Hold Time	t <sub>FPOH</sub>	60.0		62.0	ns	C <sub>L</sub> =30 pF
3	CKO0-3 Output Clock Period	t <sub>CKOP</sub>	121.5		122.5	ns	C <sub>L</sub> =30 pF

- Note 1: Characteristics are over recommended operating conditions unless otherwise stated.
- Note 2: Typical figures are at 25°C, V<sub>DD\_CORE</sub> at 1.8 V and V<sub>DD\_IO</sub> at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.
- Note 3: CKo clock source set to internal 131 MHz APLL, and CKi0 and FPi0 meet all the timing requirements.
- Note 4: When CKo source is set to one of the CKi/FPi, its output timings directly follow its source.




Figure 14 - ST-Bus Frame Pulse and Clock Output Timing




Figure 15 - GCI Frame Pulse and Clock Output Timing

#### **AC Electrical Characteristics - Output Clock Jitter Generation**

No.	Characteristic	Max.	Units	Notes <sup>1,2</sup>
1	Jitter at CKO0-3 (8.192 MHz)	1050	ps-pp	
2	Jitter at CKO0-3 (16.384 MHz)	1030	ps-pp	
3	Jitter at CKO0-3 (32.768 MHz)	920	ps-pp	
4	Jitter at CKO0-3 (65.536 MHz)	810	ps-pp	

Note 1: CKi at 8 MHz, output clock source set to internal APLL. No jitter presented on the Cki0 input.

Note 2: For 65.536 MHz output clock, the total loading on the output should not be larger than 10pF.

# AC Electrical Characteristics $^{1}$ - Serial Data Timing $^{2}$ to $\overline{\text{CKi}}$

No.	Characteristic (Figure )	Sym.	Min.	Typ. <sup>3</sup>	Max.	Units	Notes <sup>4</sup>
1	CKi to CKo Positive edge Propagation Delay	t <sub>CKDP</sub>	3.5		8	ns	CKo clock source =
			4.1		9.2	ns	CKo Clock source = Internal 131 MHz APLL output
2	CKi to CKo Negative edge Propagation Delay	t <sub>CKDN</sub>	4.5		9.2	ns	CKo clock source =
			5		10.1	ns	CKo Clock source = Internal 131 MHz APLL output
3	STi to posedge CKi setup	t <sub>SIPS</sub>	-0.8			ns	
4	STi to posedge CKi hold	t <sub>SIPH</sub>	5.9			ns	
5	STi to negedge CKi setup	t <sub>SINS</sub>	-0.8			ns	
6	STi to negedge CKi hold	t <sub>SINH</sub>	5.9			ns	
7	Posedge CKi to Output Data Valid	t <sub>SIPV</sub>	4.8		11.6	ns	SToA <sup>5</sup>
			4.1		13.7	ns	SToB, C, D <sup>5</sup>
8	Negedge CKi to Output Data Valid	t <sub>SINV</sub>	5.8		12.9	ns	SToA <sup>5</sup>
			4.5		14.8	ns	SToB, C, D <sup>5</sup>
9	Posedge CKi to Output Data	t <sub>SIPZ</sub>	4.3		14.6	ns	SToA <sup>5</sup>
	tri-state		4.6		14.5	ns	SToB, C, D <sup>5</sup>
10	Negedge CKi to Output Data	t <sub>SINZ</sub>	5.3		13	ns	SToA <sup>5</sup>
	tri-state		5.7		13.6	ns	SToB, C, D <sup>5</sup>
11	ODE to Output Data tri-state	t <sub>SOZ</sub>			10	ns	SToA $C_L = 30 \text{ pF}, R_L = 1 \text{K}^5$
					11	ns	SToB, C, D $C_L = 30 \text{ pF}, R_L = 1 \text{K}^5$
12	ODE to Output Data Enable	t <sub>SOE</sub>	4.5		15	ns	SToA <sup>5</sup>
			6		20	ns	SToB, C, D <sup>5</sup>

Note 1: Characteristics are over recommended operating conditions unless other wise stated.

Note 2: All of these specifications refer to ST-BUS inputs and outputs with clock source set to  $\overline{\text{CKi}}$ .

Typical figures are at 25°C,  $V_{DD\_CORE}$  at 1.8 V and  $V_{DD\_IO}$  at 3.3 V and are for design aid only: not guaranteed and not subject to production testing. Note 3:

Note 4: Loads on all serial outputs set to 30 pF.

Note 5: High Impedance is measured by pulling to the appropriate rail with  $R_L$ , with timing corrected to cancel time taken to discharge  $C_L$ .




Figure 16 - Serial Data Timing to CKi

# AC Electrical Characteristics - Serial Data $\overline{\text{Timing}}^1$ to $\overline{\text{CKo}}^2$

No.	Characteristic (Figure 17)	Sym.	Min.	<b>Typ.</b> <sup>3</sup>	Max.	Units	Notes <sup>4</sup>
1	STi to posedge CKo setup	t <sub>SOPS</sub>	7.3			ns	
2	STi to posedge CKo hold	t <sub>SOPH</sub>	-2.0			ns	
3	STi to negedge CKo setup	t <sub>SONS</sub>	7.3			ns	
4	STi to negedge CKo hold	t <sub>SONH</sub>	-2.0			ns	
5	Posedge CKo to Output Data Valid	t <sub>SOPV</sub>	0.1		2.7	ns	SToA <sup>4</sup>
			0		4.6	ns	SToB, C, D <sup>4</sup>
6	Negedge CKo to Output Data Valid	t <sub>SONV</sub>	-1.2		1.7	ns	SToA <sup>4</sup>
			-1.6		3.7	ns	SToB, C, D <sup>4</sup>
7	Posedge CKo to Output Data tri-state	t <sub>SOPZ</sub>	0.9		4.9	ns	SToA <sup>4</sup>
			0.1		5.1	ns	SToB, C, D <sup>4</sup>
8	Negedge CKo to Output Data tri-state	t <sub>SONZ</sub>	0.4		4.7	ns	SToA <sup>4</sup>
			0		4.8	ns	SToB, C, D <sup>4</sup>

Note 1: Data Capture points vary with respect to CKo edge depending on clock rates & fractional delay settings.

Note 2: All of these specifications refer to ST-BUS inputs, ST-BUS outputs and  $\overline{\text{CKo}}$  outputs set to internal clock source.

Note 3: Typical figures are at 25°C,  $V_{DD\_CORE}$  at 1.8 V and  $V_{DD\_IO}$  at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

Note 4: Loads on all serial outputs set to 30 pF.




Figure 17 - Serial Data Timing to CKo

# AC Electrical Characteristics - CKo to Other CKo Skew<sup>1</sup>

No.	Characteristic (Figure 17)	Sym.	Min.	Typ. <sup>2</sup>	Max.	Units	Notes
1	CKo1 to CKo0 skew	t <sub>CKOS1-0</sub>	0		1.2	ns	
2	CKo2 to CKo0 skew	t <sub>CKOS2-0</sub>	0		1.2	ns	
3	CKo1 to CKo3 skew	t <sub>CKOS1-3</sub>	0		1.2	ns	
4	CKo2 to CKo3 skew	t <sub>CKOS2-3</sub>	0		1.2	ns	
5	CKo3 to CKo0 skew	t <sub>CKOS3-0</sub>	-0.6		0.6	ns	
6	CKo2 to CKo1 skew	t <sub>CKOS2-1</sub>	-0.6		0.6	ns	

Note 1: All of these specifications refer to ST-BUS inputs, ST-BUS outputs and  $\overline{\text{CKo}}$  outputs set to internal clock source.

Note 2: Typical figures are at 25°C,  $V_{DD\_CORE}$  at 1.8 V and  $V_{DD\_IO}$  at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.




Figure 18 - CKo to other CKo Skew

#### **AC Electrical Characteristics - Microprocessor Bus Interface**

No	Characteristics (Figure , & Figure 20)	Sym.	Min.	Typ. <sup>1</sup>	Max.	Units	Notes
1	DS Recovery	t <sub>DSRE</sub>	5			ns	
2	CS Recovery	t <sub>CSRE</sub>	0			ns	
3	CS asserted setup to DS asserted	t <sub>CSS</sub>	0			ns	
4	Address, SIZ1-0, R/W setup to DS asserted	t <sub>ADS</sub>	0			ns	
5	CS hold from DS deasserted	t <sub>CSH</sub>	0			ns	
6	Address, SIZ0-1, $R/\overline{W}$ hold from $\overline{DS}$ deasserted	t <sub>ADH</sub>	0			ns	
7	Data valid to DTA asserted on read	t <sub>DSR</sub>	0			ns	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}^2$
8	CS deasserted to Data tri-stated on read	t <sub>DZ</sub>			5	ns	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}^2$
9	Data setup to DS asserted on write	t <sub>WDS</sub>	0			ns	
10	CS asserted to WAIT deasserted	t <sub>CSWA</sub>			9	ns	$C_L = 30 \text{ pF},$ $R_L = 1K^2$
11	Data hold from DTA asserted on write	t <sub>DHW</sub>	0			ns	
12	DS asserted to WAIT Asserted	t <sub>WDD</sub>			9	ns	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}^2$
13	WAIT deasserted to DTA/BERR asserted skew	t <sub>AKS</sub>	0		10	ns	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}^2$
14	DS asserted to DTA Asserted	t <sub>AKD</sub>	35		155	ns	Connection Memory
			50		75	ns	All other registers
15	DS deasserted to DTA Deasserted	t <sub>AKH</sub>			7	ns	$C_L = 30 \text{ pF},$ $R_L = 1K^2$
16	CS deasserted to DTA tri-stated	t <sub>DTHZ</sub>			13	ns	$C_L = 30 \text{ pF},$ $R_L = 1 \text{ K}^2$
17	CS deasserted to WAIT tri-stated	t <sub>WAHZ</sub>			6	ns	$C_L = 30 \text{ pF},$ $R_L = 1K^2$
18	BE or UDS/LDS skew	t <sub>DSK</sub>			20	ns	
19	BE or UDS/LDS to DS set-up	t <sub>BEDS</sub>	0				

Note 1: Typical figures are at 25°C,  $V_{DD\_CORE}$  at 1.8 V and  $V_{DD\_IO}$  at 3.3 V and are for design aid only: not guaranteed and not subject to production testing.

Note 2: High Impedance is measured by pulling to the appropriate rail with  $R_L$ , with timing corrected to cancel time taken to discharge  $C_L$ .




Figure 19 - Microprocessor Bus Interface Timing




Figure 20 - Intel Mode Timing

# AC Electrical Characteristics<sup>1</sup> - IEEE 1149.1 Test Port and PWR Pin Timing

No.	Characteristic (Figure 21)	Sym.	Min.	Typ. <sup>2</sup>	Max.	Units	Notes
1	TCK Clock Period	t <sub>TCKP</sub>	100			ns	
2	TCK Clock Frequency	t <sub>TCKF</sub>			10	MHz	
3	TCK Clock Pulse Width High	t <sub>TCKH</sub>	20			ns	
4	TCK Clock Pulse Width Low	t <sub>TCKL</sub>	20			ns	
5	TMS Set-up Time	t <sub>TMSS</sub>	10			ns	
6	TMS Hold Time	t <sub>TMSH</sub>	10			ns	
7	TDi Input Set-up Time	t <sub>TDIS</sub>	20			ns	
8	TDi Input Hold Time	t <sub>TDIH</sub>	60			ns	
9	TDo Output Delay	t <sub>TDOD</sub>			20	ns	C <sub>L</sub> = 30 pF
10	TRST pulse width	t <sub>TRSTW</sub>	20			ns	
11	PWR pulse width	t <sub>TPWR</sub>	20			ns	_

Note 1: Characteristics are over recommended operating conditions unless otherwise stated.

Typical figures are at 25°C,  $V_{DD\_CORE}$  at 1.8 V and  $V_{DD\_IO}$  at 3.3 V and are for design aid only: not guaranteed and not subject to production testing. Note 2:





Figure 21 - IEEE 1149.1 Test Port & PWR Reset Timing



GIA IDOI	MILLIMETER					
SYMBOL	MIN	NOM	MAX			
A	1.90	2.03	2.16			
A1	0.40	0.50	0.60			
SA	0.56 Ref.					
А3	0.97 Ref.					
b	0.50	0.60	0.70			
D	22.80	23.00	23.20			
D1	21.00 Ref.					
D2		0.00 R				
E	22.80	23.00	23.20			
E1	21	.00 Re	ef.			
E2	20	0.00 R	ef.			
е	1.00 Ref.					

Confirms to JEDEC MS-034 AAJ-1 iss. A

#### NOTE:

C-SEATING PLANE

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M-1982.

0000000000000000000000

- 2. DIMENSION "b" IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER
- 3. PRIMARY DATUM \_\_C\_ AND SEATING PLANE

  ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 4. ALL DIMENSIONS ARE IN MILLIMETERS.
- 5. NOT TO SCALE.
- 6. DETAILS OF A1 CORNER ARE OPTIONAL, AND MAY CONSIST OF INK DOT, LASER MARK OR METALISED MARKING, BUT MUST BE LOCATED WITHIN ZONE INDICATED.

© Zarlink Semiconductor 2003 All rights reserved.						
ISSUE	1					
ACN						
DATE	15 Jul 03					
APPRD.						



	Package Code GA
Previous package codes	Package Outline for 484, PBGA (23x23)mm, 1.00 Pitch
	100770



# For more information about all Zarlink products visit our Web Site at www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in and I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE